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SUMMARY
A real time microcomputer controller, based on 
a mature algorithm, was implemented for the speed control 
of a D.C. motor. Control algorithms were developed for 
both an inner current loop and outer speed loop, using 
classical control design techniques. These provided the 
necessary compensation for system stability to a step 
response. .
All control functions were implemented through 
an 8 bit microcomputer. A digital speed reference, 
coupled with speed and current feedback signals were the 
prime inputs. An assembler program provided the necessary 
compensation and switching logic. It also generated real 
time trigger pulses to fire the S.C.R. bridges.
A prototype system was built to test system 
response characteristies and the actual performance of 
the controller under operating conditions were demonstrated.
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1.0 INTRODUCTION
Programmable digital controllers in industrial 
applications have become common place in recent years.
The vast majority of these perform straight logic functions. 
The principal reasons for their acceptance are design 
flexibility, cost savings, minimal hardware and reduced 
design time. Additionally, these systems generally 
provide a high degree of diagnostic capability.
Digital real time controllers, particularly in 
closed loop applications, have not had the same level of 
success. They are disadvantaged by their complexity and 
are not suited to the high level languages that greatly 
simplify logic systems.
With the advent of the micro-processor, computers
can now be totally dedicated to a single control application.
However, their capacity for implementation in real time
control applications has not been fully exploited. The
fundamental reason for this being that computational
burden for a mature algorithm degenerates performance.
A fast control system, requiring accurate
performance characteristics, is the speed control of a
O.C. motor through thyristor converter bridges. This was
selected for the project, as a digital real time controller
in this application has tremendous potential. Analog
regulators for D.C. motor control are widely used in
*
industry and have developed a high degree of sophistication. 
They are however, involved and difficult to fault find on.
A fully developed programmable system would reduce
2
hardware, provide more accurate compensation and have a 
high degree of diagnostic capability.
The objective of this project is to develop a 
prototype micro-processor system, for a separately 
excited thyristor controlled D.C. drive, based on 
continuous time classical control techniques. The 
developed controller is totally digital, with all 
manipulations and calculations performed by programmable 
techniques, thus giving maximum design flexibility. It 
is based on an analog algorithm that has been widely used 
in industry.
1.1 SYSTEM MODEL
From the vast number of applications of S.C.R. 
drives, a simplified analog design method has evolvedo 
This technique, which is used to develop the algorithm, 
is now briefly discussed.
The classical dynamic model for a speed control 
system with an inner current loop is shown in Figure la. 
To simplify design, a common approach in industry is to 
approximate the system with the current and speed loop 
models shown in Figures lb and lc.
This simplification requires the current 
regulator to be so fast with respect to the motor time 
constant, that the current closed loop response, for both 
stalled and unrestrained motors is the same. The current 




FIGURE 1a DYNAMIC MODEL
FIGURE 1b CURRENT LOOP BLOCK DIAGRAM
FIGURE 1c SPEED LOOP BLOCK DIAGRAM
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This design procedure is used to derive the 
control algorithm for the prototype system (section 6.0). 
Further details of design procedures using a classical 
approach with a linear model of the thyristor bridge can 
be found in the following literature; Sen and MacDonald 
(1978), Joos and Barton (1975), Krishnan and Ramaswami 
(1974) .
Even though the system considered is non-linear 
and sampled, continuous linear models are commonly used 
and the performance and validity of using such models are 
obtained by comparing theoretical and experimental results 
(Sen et al (1978), Krishnan et al (1974), Mapes and Bose 
(1978) ), or by accurate digital simulation (lung, Louis 
and Gelezevicius (1978) ).
The main advantages of using this design approach
were:-
1) through linearization classical control 
methods could be used.
2) with a simplified model, the control 
algorithm is simplified, and so computational 
burden is greatly reduced. This reduces 
processing time and hence the sampling 
interval is minimised.
The validity of implementing a continuous time 
algorithm using a sampled data approach is based on short 




The firing circuit is the interface between the 
control algorithm and the armature circuit. Although a 
number of approaches have been developed to execute this 
function, "Inverse Cosine Compensation" was selected for 
its simplicity and linear transfer characteristic. This 
method is valid-when the thyristors are operating under a 
continuous current environment.
The linear function allowed a constant gain term 
to be used to model the S.C.R. (see Fig. 16). Implement­
ation of non-linear compensation through other techniques 
(ex. Ramp and Pedistal - G.E.C.) would have eventually led 
to additional computation time.
1.3 NON-LINEARITIES
Non-linearities can become a problem when the 
converter current is discontinuous, as would be expected 
at light loads. Under these conditions a limit cycle can 
occur and special regulator compensation is used to 
eliminate it; (Moltgen (1972), lung et al (1978), Ohmae 
et al (1980), Mapes et al (1978) ). Generally, the 
optimum gain for continuous conduction is not optimum for 
the discontinuous region and hence the response is 
degraded (Ohmae (1980), Joos (1975) ).
However, most three phase industrial drives are 
fairly inductive (Joos (1975) ) and operate under heavy 
loads, so an assumed continuous current is acceptable 
under the majority of applications.
As this prototype system was primarily concerned
6
with the practical application of a linear algorithm for 
typical industrial applications, no compensation for 
discontinuous current was included. To simulate a 
continuous current, the feedback signal was conditioned 
through an R.M.S. converter (section 5.4). This provided 
a filtering effect without introducing any undesirable 
phase lags.
Non-linear compensation is discussed by Oumamar 
(1977), Chan (1980), and Ohmae (1980). The implementation 
of such compensation is beyond the scope and objectives of 
this project.
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2 . 0 SYSTEM SPECIFICATION
MOTOR:-
THYRISTOR BRIDGE : -
CONTROL LOOPS:-
RESPONSE TIMES:-








TWO INDEPENDENT BRIDGES FOR 
REVERSABLE CONTROL.
- ANTI-PARALLEL CONNECTION
- FOUR QUADRANT OPERATION
OUTER SPEED LOOP 
INNER CURRENT LOOP
CURRENT LOOP - 50 RADIANS/SEC 
SPEED LOOP - 6 RAD IANS/SEC
8 BIT
ZILOG Z-80 at 2MHz
1CROMEMCO1 MICRO-COMPUTER SYSTEM 




Prior to the development of the control 
algorithms, it is necessary to determine the form 
of the controller. An analog system will be described 
initially followed by the digital equivalent.
Figure 3 shows a general representation of an 
anti-par a 11e1, analog, motor control system. Neglecting 
the switching logic, the two loops can be described in 
the following format.
Current Regulator:- 
2 P.U. Current = 0.75 AMPS
10V = 0.75 AMPS
SCR 0/P = 220V





FIGURE 2a CURRENT REGULATOR BLOCK DIAGRAM.
Speed Regulator:-
10V = 1000 RPM
Speed Current Motor Motor
Regulator Loop Torque Inertia
Resistor Speed rpm/Raa
Transducer
FIGURE 2b SPEED REGULATOR BLOCK DIAGRAM.
This linear approach can be taken as the 
non-linearity in the relationship between the firing 
angle and the supply sine wave is compensated for in 
the gate firing circuit.
A variable D.C. control voltage is added 
algebraically to a sinusoidal phase reference voltage.
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The latter is derived via phase shifting circuits, 
from the A.C. line voltage. When the sum of the two 
voltages rises above zero, a pulse is generated. The 
phase delay angle of the generated pulse bears an 
inverse cosine relationship to the D.C. control voltage, 
resulting in a linear transfer characteristic between 
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1A : SPEED CONTROL AMPLIFIER
2A : CURRENT CONTROL AMPLIFIER
3A : MAIN AMPLIFIER
CL : CURRENT LIMITER
APSL : ANTI PARALLEL SWITCHING LOGIC
PA : OUTPUT BUFFER AMPLIFIER
CD : CURRENT DETECTOR
CT : CURRENT TRANSFORMER
PG : PULSE GENERATOR
GA : GATE INTERRUPTER FOR SCRA
PAA : PULSE AMPLIFIER FOR SCRA
SCRA : FORWARD CURRENT THYRISTOR
GB : GATE INTERRUPTER FOR SCRB
PAB : PULSE AMPLIFIER FOR SCRB
SCRB : REVERSE CURRENT THYRISTOR
M : D.C. MOTOR
TG : TACHOMETER GENERATOR
FIGURE 3 ANTI PARALLEL SPEED CONTROL SYSTEM.
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4.0 DIGITAL SYSTEM
Figure 4 shows a functional representation 
of the proposed digital control system.
INPUT 1 - KEYBOARD
This is part of the Cromemco system. It is 
the means by which the operator can physically control 
the motor. Although a full keyboard is available, only 
a few selected inputs will be recognised by the program.
INPUT 2 - SPEED FEEDBACK
A digital feedback is produced directly from 
the rotation of the motor shaft.
INPUT 3 - CURRENT FEEDBACK
A D.C. signal, proportional to the A.C. load 
current is generated for the current feedback. The A.C. 
side is used to avoid the problem of current reversal 
in the main D.C. circuit.
INPUT 4 - REAL TIME REFERENCE
This feedback is proportional to the magnitude 
of the A.C. supply voltage. It provides a real time base 
for the firing angle.
FIGURE 4 DIGITAL CONTROLLER - FUNCTIONAL REPRESENTATION.
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OUTPUT 1 - FORWARD BRIDGE FIRING PULSES 
The digital pulse output energises the primary 
of the pulse transformer connected to the gate of each 
SCR in the forward bridge. 1
OUTPUT 2 - REVERSE BRIDGE FIRING PULSES 
Again, SCR triggering via pulse transformers. 
OUTPUT 3 - VIDEO DISPLAY
The C.R.T. display is part of the Cromemco 
system. It will display the direction of rotation and 
speed selections.
4.1 DIGITAL I/O CARD
A special purpose, parallel interface card was 
used for all I/O other than the keyboard and video 
monitor. General specification sheets can be found for 
this card in Appendix III.
The card plugged directly onto the Cromemco
system bus . The eight ports can be software controlled
for eight bit parallel data transfer either in or out.
A base address of 80H was D.I.P. switch selected. The
following designation was given to each of the ports:-
PORT ADDRESS FUNCTION
0 80H CURRENT FEEDBACK
1 81 H SPEED FEEDBACK
2 82H REAL TIME REFERENCE
3 83H CONVERSION START PULSES
4 84H FORWARD FIRING PULSES
5 85H REVERSE FIRING PULSES
17
PORT ADDRESS FUNCTION
6 86H NOT USED
7 87H CONVERSION COMPLETE SIGNALS
The ports were connected through ribbon cable 
to the motor control hardware.
4.2 FORMAT
This particular format was decided upon as it 
gave the system maximum flexibility. No calculations or 
feedback signal manipulations were attempted outside of 
the micro-processor. To do either of these would have 
compromised the initial design goal of a fully digital 
control 1er.
4.3 SIGNAL CONDITIONING
Prior to the development of the control 
algorithms it is necessary to cover the hardware design 




The parameters of the D.C. motor have to be 
determined before either the hardware or control system 
can be designed.
All circuit diagrams used in the controller 
will be discussed with an accompanying schematic. 
Manufacturers specification sheets for some of the 
components will be found in Appendix III.
5.1 MOTOR
The details of the motor tests will be found 
in Appendix II. The two basic parameters required for 
the feedback circuitry are:-
2 P.U. Current = 0.75 AMPS
1 P.U. Speed = 1000 RPM
5.2 MAIN CIRCUIT - Figure 5
Both the forward and reverse bridges have four 
SCR's for full wave rectification. A general purpose, 
GE, C106 was used, (see appendix III).
The field was excited through a full wave 
bridge, coupled with a filtering capacitor and dropping 
resi stor.
The A.C. supply line to the armature circuit 









FIGURE 5 MAIN CIRCUIT
5.3 PULSE FIRING CIRCUIT - Figure 6
This is a very fundamental triggering circuito
It is initiated by a T.T.L. pulse through an output 
port of the micro-processor.
Hand wound pot cores provided the isolation 
medium required for the anti-parai 1 el bridge connection. 
They are described by : -
N = E x 108
4 x F x Bn x Ac
N = Minimum turns
E = Maximum voltage
F = Frequency
Bn = Gauss from core data book
Ac = Cross section of core 
0 o 94cm^
Bn was selected at 2000, well below the
saturation limit. With T.T.L. being used, E was set 
at 4 volts.
Allowing for a 50u sec trigger pulse:-
T = lOOu sec
F = 10kHz
. *. N • =m l n
4 x 108
4 x 10 x IO3 x 2000 x 0.94 
5.32 turns
As a 1:1 transformer ratio was required, 50 
turns were wound on both the primary and secondary.
0 +
FIGURE 6 PULSE FIRING CIRCUITS.
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5.4 CURRENT FEEDBACK CIRCUIT - Figure 7
A 0-10VDC signal has to be developed for the 
8 bit analog to digital converter from the A.C. supply 
current. The current transformer produces a sinusoidal 
voltage proportional to the armature current. This is 
then fed into an R.M.S. converter which produces a D.C. 
output proportional to the R.M.S. value of the I/P.
This provides the double feature of a uni-directiona1 
signal and helps overcome the difficulties caused by 
discontinuities in the feedback signal.
5.4.1 CURRENT TRANSFORMER
A small hand wound torroid was used for the
core of the current transformer. The torroid is 
described by a similar equation to that used by the pot 
cores.
N = E x JO3______
4.44 x F x Bn x Ac
N = 150 turns
E = Maximum voltage
F = 50 Hz
Bn = Gauss from core data book
Ac = 0.375 cm^
The maximum number of turns that could be wound 
on the core was 150. Bn was selected at 2000 to maintain 
1i near i ty.
. E 150 x 4.44 x 50 x 2000 x 0.375
' ' max " j q8
0.25 volts
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The system will be designed for a current
limit of 2 P .U.
2 P.Ü. current = 0.75 AMPS
With a transformer ratio of 150 
secondary current will be:-
I2 0.75150 5.0 mA
1, the
A 47sl resistor across the C.T. will therefore
produce:-
E = 5.0 x 10‘3 x 47
= 0.235 volts
This is below the 0.25 volts that was prev­
iously calculated as the maximum allowable voltage.
5.4.2 INVERTING AMPLIFIER
The output from the current transformer has 
to be amplified for the RMS converter. The converter 
can accept a - 10V input.
of : -
Required Gain = 2 0  = 8 5
0.235
This amplifier is designed for a maximum gain
A = 500K = 128
3.9K
5.4.3 RMS CONVERTER
An Analog Device AD536A, "tin cap" chip was 
used. Application notes and specifications can be found 
in Appendix IV. Minimum filtering was used, so as not 
to introduce any unnecessary delays.
The 0/P ranges from 0 to +10 volts, however as
24
the I/P is basically sinusoidal, the output will not 
exceed 7.07 volts with a -10V input. Additional 
amplification will therefore be required.
5.4.4 NON-INVERTING AMPLIFIER
A non-inverting amplifier is required to
maintain polarity to the A/D converter.
Required gain from previous stage is:-
10 = 1.4
7.07
The maximum gain of this amplifier is:-
A = 10 + 20 = 3.0
10
The output of this amplifier can now produce 
the desired analog feedback signal of:- 
2 P.u. Current = 10 volts
or 0.375 AMPS = 5 volts
5.4.5 ANALOG TO DIGITAL CONVERTER
An AD570, I.C. chip was used. Application 
notes and specifications can be found in Appendix III.
This chip has a 25 u sec conversion time with an 8 bit 
resolution.
The 7400 NAND gate guarantees the timing of 
the conversion pulse. An 11 volt zener diode was placed 
across the analog input to protect against any over­
voltage .
The digital outputs of this chip are connected, 
via ribbon cable, to an input port of the micro-processor.
25
The scaling of the current feedback is
now : -
2 P .U . = 255 bits





FIGURE 7 CURRENT FEEDBACK CIRCUIT.
27
5.5 SPEED FEEDBACK CIRCUIT - Figure 8
A digital pulse train, generated from a slotted 
disc attached to the motor shaft, is converted to an 
analog voltage. This analog signal is then processed to 
8 parallel bits through an AD 570 analog to digital converter.
5.5.1 PHOTO COUPLER AND DISC
A General Electric, H13B1, photo coupler was used. 
Specification sheets can be found in Appendix III. The two 
parameters of interest are:-
Switching speed = 150 u sec = 6.6 kHz
Width of slot to guarantee interrupt = 6.3 mm
The disc has a 15 cm diameter with 90 slots around 
the circumference. At 1000 RPM, the frequency produced will
be: -
f = 90 x 1000 = 1500 Hz
60
This is well within the range of the photo coupler.
5.5.2 FREQUENCY TO VOLTAGE CONVERTER
An inexpensive, Archer, 9400 chip was used. 
Specifications can be found in Appendix III.
This chip has a range of 10Hz to 100kHz, with 
typical linearity of 0.01% to 10kHz. The maximum input 
frequency of 1500Hz will be easily accommodated.
The input resistors of 30k and 39k are needed to 
ensure the input signal swings through zero so that the 
comparitor will function correctly. The input must be 
greater than -200mV, and not exceed -2.5V or +5V.
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The output voltage for fmax will be:-
Vmax = Vref x C1 x R x f-n
= 5 x 321 x 10'12 x 1 x 106 x 1500
= 2.4V
This will require additional amplification for 
the A/D converter.
Filtering is provided through C2* This is kept 
to a minimum so as not to produce a pole of the same order 
as the motor.
RC2 = l x  106 X 0.01 x 10~6
= 0.01 secs
This can be ignored.
5.5.3 NON-INVERTING AMPLIFIER
A non-inverting amplifier is required to main­
tain polarity to the A/D converter.
Required gain from the 9400 is:-
10 = 4.2
2.4
The maximum gain from this amplifier is:-
A = 10 + 50 = 5
10
The analog gain function of the speed feedback 
signal is now:-
1000 RPM = 10V
5.5.4 ANALOG TO DIGITAL CONVERTER
This is identical to the current feedback circuit 
with over-voltage protection and NAND gate for signal
timing.
29
The scaling for the speed feedback is now




FIGURE 8 SPEED FEEDBACK CIRCUIT.
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5.6 REAL TIME REFERENCE - Figure 9
A "real time" reference is needed to synchronise 
the triggering of the firing pulse with the actual control 
requirements. This reference is produced directly from 
the AC supply mains.
A full wave rectifier is used in conjunction with 
the dropping resistors to produce a 0 to 10VDC signal and 
so derive maximum use of the A/D converter. This half sine 
wave reference will be converted by the micro-processor 
into a softwave inverse cosine function. The inverse cosine 
function is required to produce a linear relationship 
between firing angle and output voltage.
The analog to digital output is identical to that 
previously discussed. No scaling factor is required here.
coro
FIGURE 9 REAL TIME REFERENCE CIRCUIT
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5.7 PLUG CONNECTORS
Figures - 10, 11, 12, 13, & 14 
These layouts give the pin designations to the 
four ribbon cables used to interface the eight port I/O 
card to the system hardware. The pin numbers on the right 
hand side are found on the appropriate A/D converters,
7400 logic gates and SCR's previously discussed.
The general physical layout of these plugs and 






























AD570/1 Pin 2 
AD570/1 Pin 3 
AD570/1 Pin 4 
AD570/1 Pin 5 
AD570/1 Pin 6 
AD570/1 Pin 7 




AD570/2 Pin 2 
AD570/2 Pin 3 
AD570/2 Pin 4 
AD570/2 Pin 5 
AD570/2 Pin 6 
AD570/2 Pin 7 
AD570/2 Pin 8 
AD570/2 Pin 9
GROUND
FIGURE 10 - PLUG ONE
35





4 AD570/3 Pin 2
5 AD570/3 Pin 3
6 AD570/3 Pin 4
7 AD570/3 Pin 5 REAL TIME F/B 
PORT 2
8 AD570/3 Pin 6 ADD. 82H
9 AD570/3 Pin 7
10 AD570/3 Pin 8




15 7400/2 Pin 5 SPEED F/B START
16
17 7400/1 Pin 13 CURRENT F/B START
18






















































































7400/2 Pin 13 SPEED F/B READY
7400/1 Pin 4 CURRENT F/B READY














Figure 15 is a general block diagram that will 
be used to describe the digital system. Each loop will be 
examined in detail, and compensation transfer functions 
developed using Bode Plot techniques.
A specification for cross-over frequency will 
be set at:- '
Speed Regulator = 6 radians = 0.166 secs
Current Regulator = 50 radians = 0.02 secs
These were selected for three reasons:-
(1) to ensure the break points were a 
reasonable distance from cross-over
(2) the speed regulator is slower than
■ the 13.2m sec time constant of the
armature
(3) a 0.02 sec current response was felt 
to be fairly readily achievable under 
software contro1.
All the motor characteristics and transfer 
functions now used are developed in Appendix II. The Bode 
Plot is shown in Figure 18.
6.0 CONTROL PHILOSOPHY
FIGURE 15 DIGITAL CONTROL BLOCK DIAGRAM.
41
2 P.U. current = 0.75 AMPS = 255 bits
SCR = 220 volts 0/P per 255 bits I/P
(255 bits coded in 8 bit binary.)
Motor transfer function = I______
Ra (1 + Tas)
= 1
79.32 (1 +" 0.0132s)
Therefore a standard regulator with single 
cross-over will be : -




FIGURE 15 CURRENT REGULATOR.
The SCR can be considered a linear element
due to compensation used in the firing circuit.
O.L.T.F. = K . 220 . 1 . 255




For a 50 radian response:-
I GH ! = 50 at w = 1
3.698K = 50
K = 13.52




The transfer function is now in discrete 
proportional and integral components for implementation 
into software.
The current loop has to be reduced to a closed 





( s + 50)
6. 2 OUTER SPEED LOOP
1000 RPM = 255 bits
Speed Current K Motor
Regulator Loop Nt Inertia
Speed
F/B
FIGURE 17 SPEED REGULATOR.
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O.L.T.F. = K(1+Ts) . 0.146 . 1,72 . 1 . 60_. 255
s (s+50) 1.176 x 10'3s 2TT 1000
= K( 1 + Ts) . 519.98
s2(s + 50)
= K(1 + Ts) . 10.4
s2(l + 0.02s)
This will be drawn in Bode Plot form and then 
compensated.
From the Bode Plot, with a zero at (s + 1.94):-
IGHI . = 21.3dBw = 1
Gain = 11.6
K = 11.6 = 1.1
10.4
Speed regulator transfer function will be:-
S.R.T.F. = 1.1 (1 + 0.515s)
s
= 0.572 + 1.1
s
The speed zero was brought in reasonably close 
to cross-over. This will influence the response to 
provide a little overshoot and so give a very sharp trans­
ient response.
This transfer function has also been split into 












W - rad / sec
FIGURE 18 CONTROL SYSTEM BODE DIAGRAM.
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The phase characteristic, as shown in Figure 
18, yields a phase margin of 62 degrees.
Using Figures 8-18 and 4-8 in Dorf(3), an 
approximate overshoot of 8% can be anticipated as the 
damping ratio is 0.65.
6.3 PHASE CHARACTERISTIC
Fio. 8-18. Damping ratio vs. phase margin for a second-order system.
p
Damping ratio, f




The program has to implement the previously 
discussed control philosophy in real time. To achieve 
this, the prime consideration in writing the program was 
to keep the program execution time to a minimum. A full 
listing of the assembler program used will be found in 
Appendix I. The block diagram, Figure 19, shows a 










FIGURE 19 GENERALISED SOFTWARE FLOW CHART.
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7.1 LOOK-UP TABLES
A fundamental handicap of micro-processors is 
their inability to multiply quickly. The problem can be 
overcome with pre-caluc1ated look-up tables. Provided 
the gain term or function is known, together with the full 
range of inputs, all possible outputs can be tabulated.
An example is shown in Figure 20.
ADDRESS STORED VALUE
BASE n
BASE + 1 nn






BASE + n nnnn
FIGURE 20 :- LOOK-UP TABLE.
Five such tables were used, with base address 







SPEED REGULATOR INTEGRAL VALUES 
SPEED REGULATOR PROPORTIONAL VALUES 
CURRENT REGULATOR INTEGRAL VALUES 








Prior to the detailed calculations of each of 
these tables, the actual implementation will be covered.
7.1.1 IMPLEMENTATION
As shown by the previous list, the tables fall 
into two categories, regulators and a function generator.
The input to the regulators is the difference between a 
reference and digital feedback, resulting in an 8 bit error. 
This 8 bit value is used in an indexed addressing mode for 
table evaluation. The 8 digital bits generated directly 
from the real time circuit are used in the function generator.
The values in the tables varied from 0 to 16,383, 
with the majority being greater than 255. Thus, all table 
entries were defined as 16 bit words so that a common pro­
gramming technique could be used.
Example - an 8 bit indexed address value is 
stored in register pair HL, and 
Table 1 is to be accessed. The 
program would then be:­
; ALLOW FOR 2 BYTE ADDRESS TABLE 
; LOAD BASE ADDRESS 
; TABLE EXACT ADDRESS 
; RETRIEVE LOW BYTE OF VALUE 
; INCRIMENT HL
; RETRIEVE HIGH BYTE OF VALUE 
Register pair BC now contains the required value
ADD HL, HL 
LD BC, TABLE1 







The particular values in each of the tables 
uniquely define a particular characteristic. The regul­
ators have previously been split into separate proportional 
and integral components.
7.2.1 SPEED REGULATOR
The transfer function previously calculated was:-
0.572 + 1.1 
S
The output of the speed regulator has to be 
compatible with the 8 bit resolution of the current feed­
back, so the output will be 0-255 bits.
.'. Proportiona1 limit = 0.572 x 255
= 145.8
= 146
.‘.Table 2 will range from 0 to 146 
1i nearly.
7.2.2 INTEGRAL FUNCTION
The integral function is implemented through 
successive summations on a known time base. The error 
resulting from the difference between the speed reference 
and speed F/B is used to address the speed integral table. 
The table value is then added to or subtracted from the 
previous calculation. This result is then stored as the 
base value for the next iteration.
The time base for the integration is the cycle 
time of the program. Estimations of this time were made
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for program development. On completion of the program 
the time was measured.
A 16 bit register was incrimented by one with 







= 1.013 m secs
= 58 u secs
= 1013 - 58
= 955 u secs







- 6= 1.1 x 255 x 955 x 10
= 0.27
This is such a small value it cannot directly 
be used in look-up tables. A " sub-i ntegral1 table will 
be used, with a linear scale from 0-255.
.’.TABLE 1 will range from 0-255.





where 0.27 is the initial integral value,
The sub-integral is summated until the limit of
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-944 is reached, and then the final integral is either 
incrimented or decrimented by one.
The flow chart of Figure 21 shows the operation 
for a positive error I/P.
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CONTINUE
FIGURE 21 SUB - INTEGRAL FLOW CHART.
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7.2.4 CURRENT REGULATOR
The transfer function previously calculated
was : -
0.18 + 13.52 
s
The output of the current regulator is used to 
trigger the SCR's. It will be set as large as possible so 
as to give fine increments on the firing angle. As it is 
also reversable, the magnitude will be -16,383.
.'.Proportional limit = 0.18 x 16383 x 2
= 5897.88
= 5898
«‘.Table 4 will range from 0-5898 linearly.
7.2.5 CURRENT INTEGRAL
Transfer function = 13.52
s
Table limit
.'.Table 3 will range





The analog method previously described in the 
opening discussion will be implemented here.
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E - DC CONTROL VOLTAGE c
0 - DELAY ANGLE
FIGURE 22 INVERSE COSINE FUNCTION.
When, "control level" + "cos * level" _> 0, a 
trigger pulse is generated.
The phase delay angle of the pulse bears an 
inverse cosine relationship with the D.C. control voltage, 
resulting in a linear characteristic between the converter 
output D.C. voltage and the input control voltage.
The inverse cosine is generated through the 
"real time hardware", Figure 9. This circuit provides an 
8 bit digital input proportional to the magnitude of the 
A . C . supply. This I/P is then used in an indexed addressing 
mode to access Table 5.
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Table 5 (pp 108) contains the first quadrant of 
an inverse cosine function with magnitude 16383. The table 












0 9 0  180
00 0 BASE + 0 16383
1° and 179° 3 BASE + 3 16380
45° and 135° 12 7 BASE + 127 12107
89° and 91° 252 BASE + 252 302
90° 255 BASE + 255 0
FIGURE 23 INVERSE COSINE OF TABLE 5
As only the first quadrant is stored, the system 
will have to recognise if the real time is in either the 
first or second quadrant.
This is simply achieved through sample data 
storage and is demonstrated using Figure 24.
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FIGURE 24 REAL TIME SAMPLE.
New value - Old value = +ve in 1st quadrant 
New value - Old value = -ve in 2nd quardrant 
This is easily implemented in the program.
HL contains the new real time value.
; RETRIEVE OLD VALUE 
; SAVE NEW VALUE 
; CLEAR CARRY 
; SUBTRACT, NEW MINUS OLD 
; RE-LOAD NEW VALUE 
; 2 BYTE TABLE ADDRESS 
; -VE, JUMP TO SECOND QUADRANT 
; SYSTEM IN FIRST QUADRANT 
As all values in the table are positive, polarity 
reversal has to be allowed for. In the first quadrant the 
cosine value is subtracted from the control value, and in 
the second, the cosine is added to the control value.
If the resultant calculation produces a zero or 
positive result an output pulse is generated. If not, the 
keyboard is polled and the regulator calculations are
LD BC, (SINE) 
LD (SINE) , HL 
XOR A
SBC HL, BC 
LD HL, (SINE) 
ADD HL, HL 




7.4 PRECISE REAL TIME LOCATION
Quadrant detection alone will not necessarily 
provide accurate real time information. Figure 25 shows 
a possible sample sequence:-
FIGURE 25 REAL TIME LOCATION.
Here, New value - Old value = -ve result, so 
the program would think it is still in the second quadrant 
and may produce a firing pulse at the wrong angle.
It is therefore important to know not only the 
actual real time, but also its history, so that the pulse 
will be generated at exactly the right instant.
To obtain this history, three flags are used:-
SET 1 - 0 - 90 DETECTED
SET 2 - 90 - 180 DETECTED
SET 3 _ TRIGGER PULSE GENERATED
Prior to a pulse being generated both a 90-180 
phase and a pulse must be detected. This must be followed 
by a 0-90 degree detection. By ensuring these conditions, 
the system is guaranteed real time accuracy.
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For precise starting, two values have to be 
initialised :-
SET 3 = 3 ; TRIGGER PULSE DETECTED
SINE = 256 ; REAL TIME VALUE
With these preset values, the system will think 
a pulse has been generated and any real time detection will 
indicate a 90-180 phase. ["Value" - 256, is always -ve as 
"value" has a max. limit of 255]. Therefore a 0-90 phase 
must be detected prior to the initial pulse. This will 
ensure a correct, and consistent, real time start-up.
7.5 DIGITAL OUTPUTS
The program generates five digital outputs:-
(1) Trigger pulses for forward bridge
(2) Trigger pulses for reverse bridge
(3) Initiate speed F/B, A/D conversion
(4) Initiate current F/B, A/D conversion
(5) Initiate real time A/D conversion
Two slightly different techniques are required.
7.5.1 TRIGGER PULSE
Two different output ports are used.
PORT 4 - ADDRESS 84H - FORWARD BRIDGE 
PORT 5 - ADDRESS 85H - REVERSE BRIDGE 
The typical program is shown below:- 
LD A, 0 ; LOAD ACCUMULATOR ZERO
OUT (85H), A ; OUTPUT LOW
LD B, 5 ; LOAD B WITH 5
LD A, 0FFH : LOAD A WITH ONES
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RTIME : OUT (85H) , A 
DJNZ RTIME 
LD A, 0 
‘OUT (85H), A
; OUTPUT HIGH
; DECRIMENT B AND JUMP TO RTIME 
; LOAD A ZERO 
; OUTPUT LOW
This short sequence produces a pulse of the






FIGURE 26 DIGITAL TRIGGER PULSE 
The pulse width is dependent on the value loaded 
in the B register. With instruction times of:-
OUT (n), A = 7.5 usees
DJNZ = 5.5 u secs
Total time with B set to 5 is:-
T = (7.5 + 5.5) x 5
= 65 u secs
This is a suitable width for the SCR gate circuit. 
This pulse is conditioned by the pulse transformer for final 
firing of the SCR. Each transformer primary is connected to 
a separate TTL output so as to distribute the load.
7.5.2 START PULSE
The A/D converters require a "start conversion 
pulse" to convert the analog I/P to a digital output. As 
previously discussed, a NAND gate is used to ensure the 
necessary 1.5 u sec width of this pulse. The 0/P pulse
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from the micro-processor is inverted through this gate, 
therefore the following sequence is used:-
LD A, 4 ; START CONVERSION PULSE
OUT (83H), A 
LD A, 0
; HIGH
OUT (83H), A 
LD A, 4
; LOW
OUT (83H) , A ; HIGH
The timer that was used in the trigger pulse is
not required here.
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8.0 STATIC CONVERTER CHARACTERISTICS
As the digital control system being developed 
here is totally dedicated to a static converter, the 
specific requirements of the converter will have to be 
covered for implementation in the program.
8.1 FOUR QUADRANT OPERATION
Four quadrant operation requires the system to 
go into the inversion mode should the current reference 
input be reversed. This is necessary for total control 
of the converter bridges under all load conditions. If 
no action is taken when the current reference goes 
negative, non-linearities will result as the current 
feedback is still being subtracted.
Once a negative reference is detected, the 
current is forced to zero. This is done by setting 
AMPREF = 0. The speed controller is still regulating in 
response to the initial speed reference and present 
feedback; the speed controller is still the master of the 
system.
With zero current detected, the other bridge is 
activated. This provides dynamic braking. A zero current 
reference is forced onto this bridge which is now applying 
reverse volts. The current is forced to zero until such 
time as the current reference goes positive. At this point, 
the current is again checked to be zero, and the bridges 
are swapped back to the correct mode.
When the bridges are reversed, the current 
integrator is set to a maximum negative value of -16383,
thus fully retarding the pulse. Any further control 
action will advance the firing angle under controlled 
conditions.
In the inversion mode, the re-generative current 
is limited to a safe value by retarding the firing 
pulses past 90° so that the bridge conducts while the 
A.C. line voltage is largely in opposition to the motor 
counter E.M.F.
e.g. Start of "COSINE" routine -
LD HL, -400 ; FORCE 90 DEG. DELAY
LD (AMPINT), HL
The average value of the negative voltage at the 
bridge D.C. terminals is slightly smaller than the value 
of CEMF, by an amount sufficient to produce the required 
result.
The flow chart, Figure 27, shows the switching 
logic just described. It can be found at the start of 
the "Current P.I. Controller" in the program.
JP AMPOK
FIGURE 27 CURRENT REVERSAL INVERSION MODE
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8. 2 DIRECTION REVERSAL
With a keyboard selected direction reversal, 
the motor speed is forced to zero prior to the reverse 
bridge being activated. This will introduce a negative 
speed error that will eventually result in a negative 
current reference, and so the previously discussed 
switching logic will operate.
This proved to be a very effective method of 
direction reversal, as can be seen in the test results. 
The motor was controlled both during deceleration and 
acceleration.
The flow chart in Figure 28 shows the implement­
ation of this logic in the program.,
All speed and direction changes are implemented 
as step functions in this system. This provided an ideal 
mechanism to analise performance characteristics. Less 
severe control modes will be discussed later.
6 6
CONTINUE
FIGURE 28 DIRECTION REVERSAL FLOW CHART.
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9.0 REGULATOR POLARITY
Both the speed and current regulators can be 
represented in analog form as shown in Figure 29.
R
FIGURE 29 SIMPLIFIED P.I. CONTROLLER.
In the program, the proportional and integral 
components were calculated separately, then summed for 
the final output. A reference reversal will reverse the 
output of the proportional amplifier. The integrator, 
however, will only subtract the last iteration from its 
previous value, and may maintain polarity.
In the program, each regulator was divided into 
two sections. The first half computes a negative error and 
the second half a positive error.
68
Examples:-
(1) SPEED CONTROLLER 
BC contains speed feedback
LD HL, (REVREF) ; 
XOR A ; 
SBC HL, BC ; 
JP P, PLUS ; 
LD (SAVE), HL ;
(2) CURRENT CONTROLLER
LOAD SPEED REFERENCE 
CLEAR CARRY 
CALCULATE SPEED ERROR 
ERROR POSITIVE 
CONTINUE, NEGATIVE ERROR
The first section of this controller contains
the anti-paral1 el switching logic.
SBC HL, BC ; CALCULATE CURRENT ERROR
JP P, POS ; JUMP IF POSITIVE ERROR
LD (SAVE), HL ; CONTINUE NEGATIVE ERROR
The split provided two features:-
(1) speeds the program up through eliminating 
the need to make repeated decisions
(2) makes the program easier to read as there 
is no involved polarity logic.
This does make the program longer, however the 
fundamental design criterion was the fastest possible 
program, irrespective of length.
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1 0 . 0 KEYBOARD INPUT
Data entry through the keyboard accounted for 
approximately one-third of the program instructions.
This may appear to be a disproportionate amount of pro­
gramming, however the accurate processing of this data is 
essential to the correct performance of the controller.
The Cromemco Development System has a full 
alpha numeric keyboard. As all of these are not required 
the program will only accept the following ASCII inputs.









All other entries are ignored. The program 
does not confuse alphas and numerics, and unless data is 
entered in the correct format it will be ignored.
10.1 OPERATING FORMAT
The following sequence must be followed for the 
system to operate:-
(1) Enter direction : either F or R.
The character will be displayed on the 
video screen.
(2) Enter speed reference, between 4 and 999 
RPM.
The digit, or digits will be displayed on 
video screen.
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(3) Enter G .
The motor will now rotate at the desired
speed.
(4) Enter S.
The motor will stop.
The additional control functions are also 
available. "
(1) Speed change, same direction:
Enter new speed (displayed).
Enter G.
(2) Direction Reversal:
Enter new direction (displayed).
Enter required speed (displayed).
Enter G.
As well as enabling the system, "G" also 
initiates a carriage return and line feed, so that each 
entry is displayed on a new line. If more than three 
digits are entered, only the last three will be recognised, 
and the speed will be adjusted accordingly.
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11.0 KEYBOARD DATA PROCESSING
This portion of the program is highly 
sectiona1ised, with each section performing a specific 
task. Subrountines were not used as there would have 
been unnecessary delays in calling them. Each of the 
sections will be briefly covered, and referenced 
according to their address mnemoic.
11.1 ORAK
The first executable instruction of the program
is: -
ENTRY ORAK
This section clears both the forward and reverse 
output ports and displays an asterick on the screen for 
visual indication that the program is running.
11.2 STOP
From initial start-up, the program will loop in 
this section until such time that a reference direction 
is entered through the keyboard.
The three memory locations used for storage of 
the speed reference are also cleared ready for the initial 
entry.
If an ASCII "S" is entered, the program will jump 




This section processes the keyboard entries.
As previously discussed only certain inputs will be 
recognised.
The specific hex. number for acceptable alpha 
inputs are compared with the keyboard entry. Recognition 
prompts a particular response. Numerials are recognised 
by lying between 30H and 39H.
If the system is running and an invalid entry 
occurs, the motor will be unaffected.
11.4 GATE
The newly requested speed direction is stored 
in memory location (GATE 1), and is also displayed on the 
video screen. This input is used later in the program 
to determine which output port will generate the gate 
trigger pulses, and hence the motor direction.
The system does not respond to this input until 
all new data is enabled.
11.5 SPEED
An indexed addressing mode is used for storage 
of the new speed reference. The three bytes of ASCII 
code are stored at:-
REVS + 0 (L.S.B.)
REVS + 1
REVS + 2 (M.S.B. )
This is basically a first in first out stack, 
with the last entry stored in REVS + 0. These three
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locations are cleared (see BINARY) after the data is 
actually used by the operating program. This will allow 
a single digit reference to be recognised should the 
operator require it. ‘Each entry will be displayed on the 
screen.
11.6 ENABLE"
This section is initiated with a "G" entry from 
the keyboard.
The new direction reference stored at (GATE1) is 
compared to the present direction stored at location (GATE2).
If the direction is unchanged the program will 
jump, and only process the new speed reference. If the 
direction is reversed, current has to be monitored to 
ensure the proper bridge transfer. The speed reference is 
set to zero to force the current down.
11.7 AMPS
With speed reference at zero, the current is 
monitored until the motor current approaches zero.
The new direction reference is transferred to 
memory location (GATE2) for use by the operating program.
A 1m sec delay is used to ensure zero current.
11.8 RE-INITIALISE INTEGRALS
This is equivalent to shorting out the 
capacitor on an analog integrator. This removes "past 
history" from the new control requirements. The current 
integrator is set to -16383, as a zero reset is equivalent
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The (SWITCH) flag is reset as part of the 
anti-parallel switching logic.
11.9 BINARY
This converts the three digit speed reference 
into an 8 bit binary code. (All digits are converted 
although two may have been pre-set to zero).
The ASCII numbers are converted to decimal, 
and a 10 bit BCD number results. This is then divided 
by four (rotate right twice) to provide the required 
eight bit resolution. The result is stored in memory 
location (REVREF) for use by the operating program.
The three "new speed" locations, REVS + 0, REVS + 1,
REVS + 2 are reset to zero, in readiness for the next 
entry.
The division of four was necessary, as the 
reference has to be compatable with the 8 bit speed 
feedback. The motor has a speed range to 1000 RPM.
With this method, the operator can select any speed to 
999 RPM, and the motor will respond to the nearest 4 RPM 
i nc rement.
11.10 ZERO
This section checks for a zero speed reference. 
If a zero reference is detected the program loops back 
into the entry section. "ZERO" provided a useful anchor 
point in co-ordinating the logic for the data input 
section.
to a 90 degree firing angle.
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11.11 POLL
Poll is located at the very end of the program.
On completion of each program pass the keyboard 
is polled. If an entry is being made, the program will 
process the entry as has just been described. If no 
entry is made, the program will jump back to the start 
of the speed regulator.
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12.0 INITIALISATION
The initial part of assembler program 
allocates and defines memory locations for eighteen 
mnemomic references. Of these, seven are not set 
to zero. The reasons for this will now be covered.
12.1 AMPINT
Current integrator:- -16383
A zero setting here corresponds to a 90 
degree firing angle. Setting this value, eleviates 
the control system from forcing it down when the 
motor is at standstill.
12.2 GATE2
Output port reference:- 46H (ALPHA F)
(GATE2) is the memory location used to store 
the output port that will actually be used.
When the system is enabled, the new and old 
port selection are compared, to determine if any zero 
current switching logic is required. Hence (GATE2) is 
initialised to respond to the first comparison.
This flag is also set in the "STOP" sequence 
to 79(ASCI I y). This ensures that after a stop has been 
initiated the system will restart in a standard sequence, 





Setting this is not critical. Should the 
logic not start correctly an output pulse will not be 




This initialisation is necessary to compensate 
for errors resulting from the frequency to voltage 
converter in the speed feedback circuit.
The F/V converter uses an averaging technique 
to generate its output. This results in a sawtooth 
output with magnitude dependant on frequency, and typically 
around 300mV, as shown in Figure 30.
300m V
t
FIGURE 30 :- ANALOG FEEDBACK SIGNAL
Now the eight bit resolution of the system 
results in:-
1 bit = 39mV = 3.9 RPM
Therefore a 300mV magnitude could result in a 
150mV or 15 RPM error. This becomes critical for low 
speed start-ups.
If a creep speed of 10 RPM or less is
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selected as the initial reference, then a negative 
error will result due to the large (inaccurate) 
feedback. This will cause the speed regulator to 
ramp down, generate a negative current reference, and 
so activate the anti-parallel switching logic. The 
reverse bridge will be switched on and the motor will 
rotate in the opposite direction to that required.
(This performance characteristic was observed after 
the system was operational).
By initialising the speed integral, the system 
overcomes this polarity problem, and quickly stabilises 
to the correct slow speed.
12.5 REVS
Speed Storage Reference:- 3
This is used with a "DEFS", define string 
i nstruct i on.
Three bytes of memory are allocated at this 




SET3 is a flag used in "Precise Real Time 
Location" that has previously been discussed. The value 
3, is the "set" state of this flag. This is used in 
conjunction with the next flag.
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12.7 SINE
Real Time Function:- 256
By setting SINE to 256, a negative value will 
result when it is subtracted from the first real time 
sample. This negative result, coupled with "SET3" will 
ensure that the system starts in the first quadrant prior 
to the initial trigger pulse generation.
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13.0 PERFORMANCE CHARACTERISTICS
The following set of results were obtained by 
applying, a speed step reference change, to the system.
The photographs are traces produced on a storage CRO by 
the analog components of both the current and speed 
feedback signals.
The current, speed and real time signals are 
also shown under steady state conditions.
The assembler program found in Appendix 1, was 
the program used to obtain these results.
13.1 STEP RESPONSE
A speed reference step change is implemented 
through the keyboard. With enable initiated, the new 
reference replaces the old, and the regulators immediately 
respond to the new error. No "softening" of this error 
is implemented.
Due to the low inertia of the motor, extremely 
severe step responses could be applied to ensure vigorous 
testing of the control system. The severity of the step 
causes some hunting, or "transient peaking" of the 
results. These are most evident in the current traces 
and occasionally appear in the speed traces.
They result from modelling inaccuracies, 
particularly in the discontinuous region. Some reduction 
of performance was anticipated with the ommission 
of compensation for this characteristic. These results
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are however quite acceptable as the prime consideration 
was the programmable approach to the motor control system.
13.2 DISPLAY ADJUSTMENT
Due to the width of the display, the CRO was 
adjusted so that the bottom edge of the trace represented 
the desired measurement. This was purely a visual aid, 
and had nothing to do with the calibration of the actual 
control system.
13.3 SPEED - 50 TO 800 RPM
Figure 31 is a trace of the speed for a step 
reference change from 50 RPM to 800 RPM.
The rise time of 0.18 secs is defined as the 
time required for the system to achieve final speed. The 
cross-over frequency on the Bode plot was 6 radians, or
T = 0.157 secs
The performance then, met the desired design 
criterion.
The system also exhibited overshoot.
O.S. = 930 - 800 = 16%
800
An anticipated 8% overshoot was allowed for in 
the original design. The variation is due to approxim­















Speed trace for a step reference change 
from 50 rpm to 800 rpm.
Rise Time = 0.18 secs
Overshoot = 16%
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13.4 CURRENT - 50 TO 800 RPM
Figure 32 is the current trace corresponding 
to the speed step change of Figure 31.
The general shape of the trace exhibits the 
anticipated response. From steady state, the current 
regulates up for the new speed requirement. With the 
speed stable, the current settles to a marginally higher 
no load value.
The peak current occurs at 0.14 seconds which 
co-incides with the time at which maximum acceleration 
is. occuring on the speed trace. The maximum current of 















W - . *•*<-
Time 0.1sec/Di v.
Current trace for a step reference change 
from 50 rpm to 800rpm.
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13.5 SPEED - 800 TO 100 RPM
Figure 33 is the speed trace for a step change 
from 800 RPM to 100 RPM.
The deceleration is achieved through the 
anti-para 11 el switching logic, and involves switching 
in the other bridge to apply reverse volts.
The forcing to zero current, applies extremely 



















Speed trace for a step reference change 
from 800 rpm to 100rpm. .
Rise Time = 0.1 secs
Undershoot 12.5%
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Figure 34 is the current trace corresponding 
to the speed step change of Figure 33.
The peak surge of current resulted from 
switching in the reverse bridge during deceleration.
An allowance of 2 P.U. current was designed for. The 
0.1 second time interval coincides with the speed trace. 
The current response required to accelerate up to 
100 RPM is fairly gentle due to the relatively small 
speed error.
Current surges of this nature are avoided in 
applied situations through controlling the ramp rate by 
which a system can accelerate or decelerate. This is 
generally in the order of seconds.
















T ime - 0.1sec/D i v.
Current trace for a step reference change 
from 800 rpm to 100 rpm.
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13.7 REVERSAL - 750 RPM FORWARD TO
____________750 RPM REVERSE
Figures 35 and 36 show the speed and current 
trace for a step reference change from forward to 
reverse at 750 RPM. This was an extremely severe test 
for the system to demonstrate its control capability.
The unidirectional feedback signal does not 
clearly show when the motor actually changes direction. 
The speed trace does not appear to go through zero.
This was due to the relatively slow response time of the 
storage C.R.O. display window.
Both speed and current traces exhibit identical 
characteristics with previous response characteristics; 
i.e. the decelerating traces in figures three and four, 













Time - 0.2sec/D i v.
Speed trace for a step reference reversal, 
from Foward 750 rpm to Reverse 750 rpm.
The "Zero Speed" time was too short for 















Foward — - Reverse — -
Decelerate Accelerate
Time - 0.1 sec/Di v
Current trace for a step reference reversal, 
from Foward 750 rpm to Reverse 750 rpm.
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13.8 STOPPING - 750 TO 0 RPM
Figure 37 is a dual trace, where a stopping 
characteristic is displayed over the directional 
reversal of figure 35.
The motor was run at 750 RPM in the forward 
direction, and then an "s" keyboard input was enabled. 
This prevents any further triggering o’f the S.C.R.', and 
so allows the motor to coast to a halt.
This was displayed simply to demonstrate the 
relative time constants between a controlled and natural 
response of the system. The regulators clearly force 















Dual Characteristic :- 
Speed trace of the motor stopping with 






Figure 38 is an instantaneous trace of the 
current feedback under stable conditions. The frequency 
of 100Hz results from the full wave SCR bridge. The 
sample was taken after the R.M.S. converter, which 
provides a continuous unidirectional feedback signal.
.13.10 SPEED FEEDBACK
Figure 39 is an instantaneous trace of the 
speed feedback with the motor running at 200 RPM (Trace 
adjusted previously for "bottom accuracy").
The 9400 frequency to voltage converter is 
described in Appendix III. The comparitor technique it 
uses with capacitive filtering results in the character­
istic shown. The error caused by the slope has previously 
been discussed and necessitates the speed integrator to be 

















Time - 5 msec/Div.















Speed feedback signal at 200 rpm under 
no-load steady state conditions.
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13.11 REAL TIME REFERENCE
Figure 40 shows the real time reference that 
is produced from the A.C. supply mains. A full wave 
bridge is used to provide a unidirectional voltage to 
the A/D converter. S.C.R. switching produces the small 






















This system was a proto-type. Its main 
purpose was to explore the usage of a programmable real 
t'ime controller. Success was achieved on this one 
particular application. Development of the controller 
would make it more generalised and thus easier to apply 
to any application. The following areas offer the 
greatest'potential :-
(1) The control reference mode could be selectable to:­
- a step function
- a ramp function
- an impulse function.
This would allow any type of response test to 
analyse system performance. Additionally, adjustable 
ramp rates provide an ideal practical controlling medium.
(2) I/O check facilities are important for initial 
start-up. A simple method of examining inputs and driving 
outputs would be of great benefit.
This would be achieved through keyboard entries 
such as "II". This would display the present status of 
"input one" as a decimal value. Likewise, an output could 
be driven through an "04" entry.
(3) Diagnostics in a system such as this would prove 
invaluable. These would ideally be developed at three 
1evels:-
(a) Operating malfunction.
Here, the processor recognises a system 
malfunction. i.e. the motor fails to 
respond to a speed change request. This
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would generate a visual alarm 
indication.
(b) Hardware check.
Through keyboard entries, all hardware 
control elements could be monitored and 
enabled on an individual basis. This 
would be far more comprehensive than the 
previously mentioned I/O facilities.
.(c) Software check.
For detailed programming analysis, the 
program would be sectionalised when in 
the diagnostic mode. Sections of the 
program would be separately checked 
against a duplicate back-up program 
located in a separate memory chip. Error 
messages would indicate a section or line 
fault.
All diagnostics would be initiated through the 
operator's keyboard. They would provide a very thorough 
check of the system without the need for any sophisticated 
support equipment.
(4) The really outstanding feature here was the flexibility 
of control that can be achieved with the compensation 
characteristics . Any particular shape or function can be 
accurately described by the tables. Only two were used 
here; linear functions and the inverse cosine.
Two basic functions would be required:­
- ability to easily process any desired 
character i st i c
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- ability to easily alter the magnitude.
This would greatly reduce design time.
(5) The ability of a programmable system such as this, 
to communicate with a supervisory computer, provides a 
distributed control capability. '
Using this particular system, any number of 
motors could be used to control a process. A simple 
communication link to each could provide a high degree 
of sophistication to the entire process. The real time 
requirement would be much slower than the individual 
elements.
Development in these five areas would greatly 
enhance the controller's capabilities.
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15.0 CONCLUSION
The micro-processor demonstrated its capacity 
to provide accurate and fast control in a real time 
situation. This was achieved through emphasis being 
placed on program speed. In particular, look-up tables 
proved to be an invaluable aid for program speed.
The system as developed was purely a proto­
type. Costs were kept to a minimum through using the 
keyboard, display and C.P.U. of the Cromemco develop­
ment system. A permanent installation would not require 
that degree of sophistication. The entire control 
system, including C.P.U., I/O ports and feedback 
circuits could easily be fitted onto a conventionally 
sized printed circuit board. A small keypad and LED 
display would be provided for operator control.
The system has an 8 bit resolution, however 
the majority of the software manipulations are 16 bit.
This necessitated the continual loading of single reg­
isters for final operation as a register pair. A 16 bit 
processor is ideally suited to real time applications as 
it would ensure a much faster program.
The 8 bit resolution was not considered 
sufficient. Using a 10V analog signal, 1 bit = 31mV, 
however with 12 bits, 1 bit = 1.95mV. This would 
greatly improve the accuracy of the integrators, and 
give the entire system an improved response to small errors. 
Additionally, with 12 bits, there are no magnitude or 
polarity problems resulting from any add/subtract 
manipulations.
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The particular application here was a motor 
controller. For designs, such as this, a standard, 
design technique could be adopted, and would be based 
on an interactive master program. This would ask 
appropriate questions, such as compensation values, 
then convert them into appropriate constants and tables 
in the applications program. The executive program 
would also have a multitude of various routines, 
e.g. proportional, integral, differential and logic. 
Special functions, such as some of those just developed, 
would also be stored in the system library. Each 
particular system application is then simply a matter 
of linking the various modules together to provide the 
system program. The basic criteria for each function 
being speed, irrespective of length.
The design approach here was generalised enough 
to be applied to any control situation. No data was 
externally processed. This is effectively the key to 
software controllers. If data manupulation occurs outside 
the C.P.U. the system will loose flexibility.
Real time applications of micro-processors in 
fast systems has not yet become common place. With the 
advent of the 16 bit processor there should be much 
greater development of digital real time controllers.
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43 -• cr L J ) 42*43, 437 1 7 4 T 9 crvJ
45 10, 4533, 455 3, 45 rnEJ0
4333, 4 6 2 b, 4349, 4672 7 4e 95, 4713, 4742, 4735  
4 7 3 3 , 4 3 1 1 ,4 3 3 4 , 4 3 5 7 ,  4330, 4933, 4327, 4950
4973, 4995, 5019, 5042, 505 cruJ 75033, 5112, crl “T C
cr ■» eroO 1 JU 75131, 5204, 5227, ero cr O -»_ O0, 5274, 5297, 5 T 20
cr-r / -TOO ¿i--» 753GB, 5339, 5412, b43 5, 5459, 5432, ■jjcrU05
ee-">nJU2.U7 ircc i 5574, 5597, 552 0, 5644, 5BE7, CTwJQ30
5713, 573B, 5753, 57S2, 530 5, cr o •-» qJÙ4.D7 crncr-i OÙ O x. , nrOrnO—7 c*/ U
5333, trnnnJ u j G 7ernnn v-JEJ Ij EJ 75333, C* O QJG 3o O 7ernnn Ou Djej 7ernnn Uu IJ Ui , crrnCr93
" ■■+: if: }f : : f: *  : f : :f : :f : if; if: if: if: :f : :+: if: if: if: +: :f : >f: :f : :f : :f : :+: f  : :f : >f: :+: :f : :f : -r- :-f: if: if: :+: if: if: :+: -f : :f'• +  :+'■ : : : :f : -r- :+: :t:T:+:
TABLE 5 INVERSE CGSINE.
* :+: if if: :f::+: if: :+: :f : :f : :+: :f : if; :+: :f: :f : :f : :-f: if: :f : * : :f: :f : if: :+: :+: if: :f : if: :+: :f: :f : :+: :+: :+: :f : :f: :+: :+: >t- :+: :+: if- :f : :+: :+: Ó  :+: if: :f : :f : •+■ -f: ■+ :f ■ : f : :+:
DEFW 1 b -2 3 -2 , 1B 2  3 2 ,- i—rn i JL Q Cj jl » 1 D'JùQ >16373, 16375
DEFW 1G371,1G37G, 1 52*0-2, 16357, 16351, 1 b *-• O
DEFW -(/-r-rm -t c: ~rrr nL Ci _■ O , 1 U O ■_> xj 1 16322, 16313, 16303, 16233
DEFW 1 b 232, ib_72, 4 r-nen1U L J U 7 1 624b, 1 GL-J27 15213
DEFW 16204,15133, IDI i l' 7i 5156, 16139, 1 6 1 2 2
DEFW 15104,16035, 160b5, 16045, 16024, 16003
DEFW 1 cqo 1  ̂cnerolu  J U l  ! X O 2 wi _» ,15936, 15912, 1 ennn 1 Juuu? 15363
DEFW 15337,15311, 15734, 15757, 15729, 15701
DEFW 15572,15642, 1 vJ b 1 x- ,15531, 15543, 15517
DEFW 15434,15451, 15417, T CTnT  J. J-JU ,15343, 15312
DEFW 15276,15239, 15202, 15164, 1 cr 1 o c1Ji4U7 15037
Dtr W 15047,15007, 1435b, 14325, 1 A O O T 14340
DEFW 14737,14754, 14710, 14565, 14620, 14574
DEFW 14523,14431, 14433, i4235, 14337, 14237
DEFW 142 2 3, 14133, 14137, 1403b,14034, 13331
DEFW 13929,13375, 13321, 13767, 13712, ■i t  1- cr r*x '..Quu
DEFW 1 2  b0 0  , 1 -2544 ,13437, 13423, 13371, 13313
DEFW 13254,13134, 13134, 13073, 13012, 12951
DEFW 12339,12326, 12763, i 2700, 12635, 12571
Dth W 12505,12441, 12375, 12303, 12242, 12172
D E1“ W 12107,12033, 11970, 1130 i,11331, 11761
DEFW 11691,11620, 11543, 11476, 11404, 11332
DEFW 11259,11135, m u , 11037, 10362, 1 7 0 0 * 7IGuu r
DEFW 10311,10735, 10653, i 0532, 10504, 10427
DEFW 10349,10270, 10192, 1 0 1 1 2 ,13033, 9953
Dth W 9372,9732,97 11,9523,3547 , 3465, 07 0 T J  *_i
DEFW 3300, 321 b, 3133,9043,3365,3330, 0 7 0 c:< - i  0
DEFW 3710,3524, 35 T O  n1 /, cr*2,3365 O - 1-70 7 O  W- i  O  7m -i m 1 O i O  1
DEFW 3103,3016, 7327,7333,7750 , 7661, 7 C7 -, 1 t  x_
DEFW 7432,7392, 7302,721 2,7121 ,  7030, cqTOuU-.'u
DEFW b347 , b755,bbb3, 657 1,6473, 6335, 6232
DEr W b 1 93,b105,6012, 531 o cr o ,• 0  7 •JU2.W*7 - i l  2_11 5634
Db.FW 5520,5444, 5349,5254, 5153 ,  5062, 4366
Dt FW 4370,4773,4b77, 4530,4433 ,  4336, 4233
DEFW 4 19 1 , 4093 , 39Qu TOOJU1 *_• <J  —>b , 2300 , 3701 , 3603
DEFW 3504,3406,3307,3203,3109 ,  3 0 1 0 , 231 1
109
DEFW 231i,2712,28i2,2513,
DEFW 2113, 21313, 1313, 1312,





100, 0 , 0, 0, 0, 0
H e  *  * :  *  *  H =  e + e  *  i- : + : H e  *  H e  : + :  H e  : + :  *  H e  *  : + :  H e  : + :  : + :  :+ e  : + :  : + :  H =  -¥■ H e  : f -  + :  H e  +  H  e + e  : + :  e+ e  ■¥■
THE FOLLOWING CLEARS THE OUTPUT PORTS
HeHeHeH:HeHeHeH:HeH:H:H:H:H:e+:H::+eH:e+:H::+:5+::+:H:e+eHeHee+eHeH::+eH:H:HeH:H:H:e+ee+ee+:He He:+; + **:+= e+e
ENTRY QRAK 
QRAK*. LD A,0
CUT (34Hr, A 
OUT (35H),A 






GUT ( 1 ), A
;CLEAR FOWARD PORT 
;CLEAR REVERSE PORT
SCHECK KEYBOARD 
*, OUTPUT ASTER ICK
e + e  e+ e
H - :  H -  H e  H e  H e  e + :  H e  e + e  H e  e + :  H =  •+ =  ■¥ : + :  H e  e + e  : + :  H e  H e  e+ e  : + :  H e  e + e  H e  H e  H e  e + e  H =  e+ e  : + :  H =  H e  H e  e + e  -¥- ■¥■ ■¥■ ■¥■ H e  : + :  e + e  : + :  H e  H ;  ; + :  : + :  e + e  e + e  e+ e H e  : + :  : + :  : + :  : + :  : + :
STOP ROUTINE-CLEARS THE SPEED REFERENCE AND HOLDS THE 
PROGRAM IN A KEYBOARD POLLING MODE.






IN A, ( 1 )
AND 7FH 
PUSH AF 
LD A, 79 





LD ( I X-H2) , 30H 
LD (IX+l),30H 






SINPUT STATUS WORD 
SIS DATA AVAILABLE 
SCONTINUE IF YES 
5 INPUT ASCII CHARACTER 
SCLEAR PARITY BIT
5 ENSURES STANDARD START UP SEQUENCE
SSET SPEED REFERENCE TO ZERO
?CLEAR SPEED MSB 
SCLEAR MID BYTE 
SCLEAR SPEED LSB 
SCHECK FOR ASCII F 
SPROCESS IF YES 
SCHECK FOR ASCII R 
sPROCESS IF YES 
i DATA INVALID
110
*: * * ::+ : * :f ::+::+::f ::+: :f::f: :f ::f ::+::f::f: :f : :+::f: if: if: +: if ::+::+::+: >f::+: H-::+::f: :f:if:if::+::f ::+: +::+: ■+::+: :f::+::+::+::+::+: if: +■:+:*:+: -V- -f■' t-':+: :+:
KEYBOARD ROUTINE - POLLS THE KEYBOARD AND WILL ONLY ACCEPT 
THE FOLLOWING INPUTS
NUMERIALS 0 TO 9
LETTERS S - STOP
G - GO (ENABLE)
F - FOWARD 
R - REVERSE
:+: *  jf: if : :f: *  :+: :fc if: if: if: :f : if: :+: if : :+: if: :f : :f : : >f: if: if: :f : :+: :f : >f: :f : :+: :f: :f : :+: :f : :f : :+: if: :+: if: :f : if: :f : if: :+: :+: :f : :+: if: if: -?■ :f : :+:
KEY : IN A, (0) .
AND> 40H
JR Z, KEY















? INPUT STATUS WORD 
; IS DATA AVAILABLE 
; CONTINUE IF YES 
; INPUT ASCII CHARACTER 
î CLEAR PARITY BIT 
ïCOMPARE FOR ASCII G 
; ENABLE NEW OPERATION IF YES 
; COMPARE FOR ASCII S 
; STOP OPERATION 
; COMPARE FOR ASCII F 
; OUTPUT PORT SELECTION 
; COMPARE FOR ASCII R 
ïOUTPUT PORT SELECTION
îDATA IGNORED
; NUMERAL RECOGNISED 
? DATA IGNORED
if: + if :  :+: if: if: if: ■¥ >f: if: *  if: ■¥ if: :+: :+: if: :+:if: if: :f: if: if: :+: if: if: if: +  +- if: :f: r : :+: :f: :+: if: :+: :f: :f : :f: :+: if: if: :f: :f: :+: >f: :+: if: :f: :f : :f : :f : :f: :+: :f: >f: :f:
ACCEPT NEW OUTPUT PORT
• >f: if: :f: :+: >f: :+: :f. :+: >f: if: :f : :f: if: :+: :f: if: :+: :f: if: if: :+: :f: if: :f: ;f: :+: :f: :f: if: :+: :+: .-+: :f : :f: :f: :+: :f: :+: :f: :f: :f: ;+: if: :+: :f : :+: :f: :+: :f: :f::f::f: :f: :f: if: :+: :f:
GATE: LD (GATED, A îSAVE NEW PORT SELECTION
PUSH AF 





JP ZERO ; CHECK ZERO SPEED REFERENCE
i
;  >f: :+: if: if: :+: if: if: if. :f: :f: :f: :+: :+: :fi :+: :f: :f: :f: :+: :f: :f: :+: :+: :+: if: :+: :f: : :f: :f: :+: :f: :+: :f: :f: :+: :f: :f: :+: :f: :f: :+: :f: :+: :+: :f: :+: :f: :f: :+: :f: :+: :f: : f: :f: :+: :f:
ïACCEPT NEW SPEED REFERENCE







LD IX, REVS ’LOCATE INDEX REGISTER
111
LD Er (IX+1) î RETRIEVE MID ORDER BYT!
LD (IX+0),E ; RELOCATE TO MSB
LD CIX+2) ; RETRIEVE LSB
LD CIX+l >,E ; RELOCATE TO MID ORDER
LD CIX+2) 7 A 7 SET NEW LSB
JP ZERO ; STOP IF ZERO REFERENCE
; if: * jf: : + ! + *  *:+::+::+: if: * : +  if: :f::fiif::f::f: if: :+: if::f::f::+::f::f::+::f::f::f: :fc:f::f:if::f: :+: :f: :f: :f : f : :f: :f: :f: +  :f: if::f: :f::f::f: :f::+::+:if:
?ENABLE ROUTINE - WITH SPEED AND DIRECTION STORED , THE 
5 FOLLOWING ROUTINE WILL RESPOND TO AN ASCII G . THE NEW 
;VALUES ARE TRANSFERRED FOR USE BY THE MAIN PROGRAM.
‘»A CARRAGE RETURN AND LINE FEED ARE ALSO INITIATED TO 
5 HELP THE USER READ THE INPUT SPEED REFERENCE.
;  if: *  if: if: if: :f  : :f: if: :f: :f : *  >f: *  :f : if: if: if: :f : *  :f : *  :f : :+: if: if: f : :f :  :f  : : f :f ; : f : f :  :f: :+: :f: :f: vf: :f : :f : :f : :f : :f : f :  :f : :f : :f : :f : :f. :f :
E N A B L E :  L D  A , 1 0
O U T  C l ) i f l  
L D  A ,  1 3  
G U T  t l ) 7 A  
L D  A t C G A T E  1 )
. L D  H L t G A T E 2
C P  C H L )
J R  Z , B I N A R Y  
L D  A t 1 
L D  ( H A L T ) t A  
L D  H L , 0
L D  C R E V R E F ) , H L
: OUTPUT CARRIAGE RETURN
; OUTPUT LINE FEED 
: LOAD NEW OUTPUT PORT 
; ADDRESS OLD OUTPUT PORT
;JUhP IF NO CHANGE
’SET STOP FLAG
;ZERO SPEED REFERENCE
:f : :f: :f : -f • if:
+• +  .fi :+s .f::f: :f: if :if: :f: :f:if: f : : f : if: if: :f: if: :f: :f:-f: :f: :-f: >f: :f: :f: if: :f: :f: :f: if: if: if: :f: :f: :f: :f: :f: :f: :f::f: >f: :f: :f: :f: if: :f: :f: :f::+: :f: :f: f : :f: :f: :f:
WITH PI NEW OUTPUT PORT SELECTED , THE MOTOR MUST REVERSE. 
THE KOTOR CURRENT MUST APPROACH ZERO BEFORE THE OTHER
; S. C. R. STACK CAN BE FIRED.
7
; *  : Hi H< •+** :+: :f: :f: :f : :f: :f: :f: if: :f : :f: if: >f: :f: :f: ;+: :+: :f: :f; :f: :f: :f: ;f ;
AMPS: LD A, 4 ; START CONVERSION PULSE
OUT CS3H) 7 A 
i_ D A 7 0
’HI GH
OUT CS3H) 7 A 
LD A7 4
;LGW
OUT C33H), A Ï HIGH
DATA0: IN A, CS7H)
BIT 3iA 
JR NZ 7 DATA0
*7 POLL FOR AVAILABLE DATA
IN A 7 C30H) ÏLOAD CURRENT FEEDBACK
CP S ‘ CHECK FOR MINIMUM CURRENT
JR NC7 MAIN 
LD A, CGATEl)
; FORCE ZERO CURRENT
LD (.GATES) 7 A 
LD A, 0
: TRANSFER NEW OUTPUT PCRT
LD (HALT) 7 A ; RESET STOP FLAG
LD B r  3 
LD DE, -1
: ZERO CURRENT DELAY
HOLD!: LD HL7 143 SLOOP INITIALISATION
H0LD2: ADD HL,DE 
JR C,HOLDS
; DELAY 0.001 SECONDS
DJNZ HOLD1 ■ : t ot al delay o ~ b +  0 . 1  secs
1 12
:+: *  *  :+: :+;:+: :+: ;+: i f  =f : f  f  : f  f  : f  : f  i f  i f  >f : f  : f  if: : f  :f. : f  : f  : f  : f  : f  : f  ; f  : f  : f  i f  : f  if: i f  i f  i f  i f  i f  ; f  i f  i f  i f  i f  :+: i f  :f. i f  i f  i f  if if if if
RE-INITIALISE REFERENCES AND INTEGRALS.
■'+: *  : f  : f  >f : f  : f  i f  : f  : f  : f  i f  f i  ; f  : f  : f  if: :+; :t : :+: : f  : f  >f: :+: i f i f  i f  :f : :+: :-f : i f  i f  if: :f : :f ; i f  i f  i f  :f : :f; i f  ;f ; : f  i f  f
LD HL,— 1b333
LD (AMPINT)? HL ; CURRENT INTEGRAL 
LD HL,0
LD (CCUNT)» HL ; CURRENT SUB - INTEGRAL 
LD NL,33
LD (REV I NT> 7 HL ; SPEED INTEGRAL 
LD A, 0
LD (SWITCH)> A ’SWITCHING LOGIC
:f : i f  i f  :f : i f
. f  i f  >f: * * * *  : f  *  : f  s*e *  : f  : f  : f  *  : f  : f  : f  : f  : f  : f  : f  : f  if: : f  i f  f  i f  :+: :+: :f: :+: :+: : f  i f  :f: :f: :f: : f  :f: : f  :+: : f  : f  : f  : f  :■f : : f  : f  : f  :f: : f  :+: : f
THE FOLLOWING CONVERTS THE SPEED REFERENCE TO A BCD CODE. 
THE MSB FIRST, FOLLOWED BY THE MID. WITH THE LSB LAST.
AS THE MOTOR CAN RUN AT 1000 RPM, A 13 BIT CODE WOULD 
RESULT. HOWEVER THE RESOLUTION OF THE SYSTEM IS LIMITED 
TO 3 BITS, SO THE BCD RESULT IS DIVIDED BY 4 TO 
ELIMINATE THE TWO LEAST SIGNIFICANT BITS.
* * * : * * * * *  : f  : f  i f  if: :+: :f : : f  i f  :f : f  : f  : f  i f  : f  if: if: : f  f  : :f : :f : ; f  . f  : f  :+ : :f : : f  : f  i f  : f  : f  :+: : f  :f : i f  : f  : f  :+: :f : : f  if: :+: :f : . f  :f : : f  :f : : f  f
BINARY:
.OOP
LD IX,REVS 'LOCATE INDEX REGISTER
l-D B, l 1 SET UP COUNTER
LD HL,3 iCi_EAR RESULT
ADD HL,HL ; RESULT * 2
PUSH HL :SAVE THIS ANSWER
ADD HL,HL ; RESULT + 4
ADD HL,HL ? RESULT * 3
POP DE i RETRIEVE THE ":+: 2 RESULT"
ADD HL,DE ;RESULT * 10
LD A,(IX) ■ GET NEW ASCII CHARACTER
SUB A,33H ;CONVERT 0 - 3
LD £, A
LD D, 0 ■0 - 3 IN D,E
ADD HL,DE ;MERGE IN RESULT
INC IX ;bump point
DJNZ LOOP . ;GO IF NOT 4
RR H
RR L 'DIVIDE BY 2
RR H
RR L ^DIVIDE BY 4
LD H, 0
LD ( REV REP .) , HL ;STORE NEW SPEED REFERENCE
LD IX,REVS 5 L_UUHTc. INDbX REGISTER
LD (. I X + 0) , 30H ?CLEAR MSB FOR NEXT REFERENCE
LD (I X> 1 ), 30H 'CLEAR MID. FOR NEXT REFERENC
LD (IX+2),30H ?CLEAR LSB FOR NEXT REFERENCE
113
1 H-::+: •st ::+: *  ;+: :+t :+=-Y -Y-Y: + : : + : : + :  -Y-Y-+: >r:: + : : + :  ' • + : : + : :-Y Y  :f : :+:
? ZERO ROUTINE - CHECKS FOR ZERO SPEED REFERENCE. 
iZERG REFERENCE IS SET BY THE STOP ROUTINE.
;  * : *  H-: *  * : >H:+ ::+ :■ + : :+ ::+ ::+ :+ :+ ::+ : :+: : + : : + : ; + :  :f: * :+ ::+ : * * :  if: :t: *  :*:+: :-r *
ZERO: LD HL, 0 1 LOAD ZERO
LD BC,(REVREF) :LOAD PRESENT SPEED REFERENCE 
XDR A 
SBC HL, EC
JP NC,KEY ; RETURN TO KEYBOARD IF ZERO
* * * * * * * * * * * * *  * * * * : + : * * * *  + : :T: * *  - Y * * ■ ¥ ■  • + : * * : + : *  * * * : + : : + : : + : : + : : + : . + :  : * :y : + : * * - t - - Y
CONTROL LOOPS - TWO PROPORTIONAL PLUS INTEGRAL CONTROLLERS 
IN SERIES. ONE FOR SPEED THE OTHER FOR CURRENT. AN ERROR 
REFERENCE IS CALCULATED. THIS IS USED TC ACCESS INTEGRAL 
AND PROPORTIONAL PRE-CAlCULATED VALUES. THESE TOO VALUES 
ARE SUNNED TO GIVE THE CONTROLLERS OUTPUT. THE OUTPUT OF 
THE SPEED CONTROLLER IS THE ERROR REFERENCE FOR THE 
CURRENT CONTROLLER.
* :+: :+: * * * * * * * *  * : * *  * * *  * :+: *  * *  *  *  * *  * *  * * * * * : + : * * * . + :  : f : : + : * : + :  +::+::+::  >: *  :f:  : t - : i • :f:
SPEED P.I. CONTROLLER




LD A, 1 "START CONVLRSION PULSL
GUT OSH), A ; HIGH
LD A, -3






IN A, (31H) ;EXANINE SPEED FEEDBACK
LD C, A
LD B, 3 "LOAD SPEED r^LDBACK
LD HL,(REVREF) ;LOAD SPEED REFERENCE
XOR A
SBC HL, 30 "CALCULATE SPEED ERROR
JP P, PLUS ’ERROR IS POSITIVE
LD (SAVE),HL
LD BC, (.SAVE.)
LD h'L, 1 ?ALLOW FOR CARRY




LD HL,255 •ADDRESS EXCEEDED TABLE








?STORE SPEED ERROR 
;INTEGRAL TABLE BASE ADDRESS 
5 INTEGRAL EXACT ADDRESS
JuGAD DELTA
114
LD HL, (UuUNT) 
XQR A 
SBC H L i B C 
L D ( C 0 l! N T .> 7 ri l_ 
JP Pi SUBA 
LD BC,344 
XQR Pi 
PIDC HL, BC 
JP Pi SUBPl 
LD 3Ci 1 
LD ( COUNT) ? HL 
JP SUBB
SUB«: LD BC,0 -
SUBB: LD HL, (REVINT)
XQR Pi 




BIT 7, Pi 
, JR Z,CON
XOR Pi 
















LD B 7 ( H L )










REVGKA: LD H L, ( S A V E .>
JP CU RriENT




GOB: HDD HL, HL
LD ( R EV E R K ) , H L
,LCflD QLD SUB — INTeGRAL
* l_Ur-iD  NtX/J U u B  X N  I L U  K H U
' J LMP fiS POSI f x VE 
ì SuB — iNTLGRftL LiMIT
ì ChtCK 1- QR 1NCREMENT 
;NQ INCREMENT 
i SET INCREMENT 
; RESET SUB - INTEGRfìL
,PREVIGLS rlNAL INTeGRAL
, CfiLCULfiTE NEL SPEED INTEGRAl. 
ìLGAD HIGH BYTE 
TUTORE v a l l e  
;LGAD LINIT 
? CHECK POLARITY 
; JUMP AS POSITIVE
•COMPARE TQ MAXIMUM 
' VALUE IS G.K.
* Uc. 1 MAX. Nixb■ Vhi_bc
; COMPARE 
; VALLE 13 O.N.
■SET MAX. POS. VALUE
? SAVE SPEED INTEGRAL 
ìPRQPQRTIONAL TABLE BASE ADDRESS
iPRQPQRTIGNAL TABLE EXACT ADDRESS
; i_L)AD PRO PQRTI GNAl. VALLE 
,LQAD INTEGRAL VAeLL
_  TINTEGhAL MiNUS PRurLRTIuNA
, CHECK NEGA"! IVE LxMlT
' r i J j i t x G j  X A u X i X i J u b  i f i t ì L t l  
?t- iw.-_uN P U R  L  h Y T L  T A B e E  f i DL ' r : __uS 




i_D BLi « ABi_t.i 






ADC HL, BC 




SBC HL, BC- 





• LD HL, ( REVI N TT 
ADD HL, BC 
LD A, H





ADC HL, BC 
JP P, CONU 
LD HL,~U55
*, LG AD OLD SUB - INTEGRAL
;LQAD NEL SUB - INTEGRAL 
DUMP AS NEGATIVE 
"SUB ~ INTEGRAL LINIT
5 CHt.CN i-GR INCREMENT
;nu increment
i bcT x ¡NUrtt.Miz.iN i 
“RESET SUB - INTEGRAL




5 JUMP AS POSITIVE
‘CÜMPARE TO MAXIMUM 
S VALUE 13 Cu K.








JP M,CONU SVALUE IS □. K.










LD HL_, CEEV I N T ) i LOAD INT EG K h L VALUE
XOR A




SBC HL, BC ‘CHECK POSITIVE LIMIT
J P M,REVCKTj
LD i er err z■-J \ CURRENT











H-: *t- ■+: :t:-'T -t- -+e •+'■ H: ••fie­
;Di • I .  C Q N T R Q L L E ri.
•■t*: -t- t- t- t- :+: :+:■r- *: -T- -r-if: :t= ; r: >
LD (PirtPRZr) , H L i L  i G i \ ¡-L
B I T 7 1 ri
J P N Z , N L u Rl F " N e L f i 1
L D ft, ( S W I T C H )
CP 2 ‘ C H E C K
J P Z J H!V! iJJ i\ ■NO Crii
;_D Hi <4- i 3 T f t R T
O U T ( 3 1* r i ) v ft , ri I Gri
LD f t  7 2
C U T ( 3 3 r i .) 7 f t 7 t_ Ql-V
LD A , 4
O U T ( o _• ri ) 7 ft 5 ri I G ri
IN- ft7 ( 3 7 H )
B I T ■ 3.7 ft
J P NZ 7 DftTfto
I N ft 7 1 o 0 ri ) ; E XA N I !
CP 6
J P N C 7 NioUREr , r* <_i L i :
L D fti 2
LD (.S U i i T C r l )  7 ft , R E s l r
J P SN A P
LD ft 7 (. oW I  T u l i )
CP 1
T 3; Z, NbLjREi- ì F u RCL
L D r i  4 i b i  mj\ i
u J  T  ( 3  •_* ri ) ? ft , ri IG H
LD ft, a
QU T  ì. 3 3 H  ) ? A ! Lu*'l
l_D Hi 4
O U T  ( 3 3 H ) , ft ’ H I GH
I N ft7 (,37n.l
B I T •-« 7 H
J P NZ,  DftTft‘3
T K ) 1 1M ft 7 ( S 3 iri ) ", EX Ari 11
CP G
T O\J i N C , N L U R E r •FORCE
LD H i_, 0
LD ( ftriPRER ) , riL • "7 cr ; n7 1__ . \ |_-
LD r*  •. M  7 Jl
LD ( SW 1 i C ri )  7 f t 1 I j C  1 O  i
LD riL,  2
L D v C C U N T . ) ,  riL 7 o  lJ  B
LD r i L , - 1 3 3 3 3
LD ( A N P I N T ) ,  riL i i  i 4 i L  U
LD B ,  1 5 ZERO ;
u.D D E ,  - 1
LD H L ,  I L L i LO O P
ADD1 ri L  7 D  E • D E LA Y
J R C,  HGi_D4
D J  N Z H C L D 3 ;  T O T A L
LD f t ,  ( G A T E D ) ;  LO AD
•j-: : r- :t: :+: -r- :+: K : t-e ■t- -r'■ :t--+; ;+: :+:-S’- :+• r- -f- -t- '■ -r- :v;
• m '- '-T' -r:
,r\LNLL
; MINE FOR ZERO CURRENT
. r i  i
Ni . Ori r i_rtb
i  ih  i c j K h T j k  i Li Z c R ;
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C P 4 £ H
J P Z , O V E R
L D A  i 4 E H
L D C G A T E S ) i A
J P A M P O K
O V E R : L D A  i 5 2 H
L D C G A T E S ) i A
J P A M P O K
N E W R E F : L D H L ,  0
L D C A M P R E F ) ,
A M P O K : L D A ,  4
O U T  C S 3 H ) , A
L D A ,  0
QU ' T  C S 3 H ) i A
L D A> a
O U T  C S 3 H ) , A
D A T A 2 : I N A ,  C S 7 H )
B I ' T  3 1 A
J R  N Z , D A T A S  
I N  A ,  C S 0 H )
L D  C ,  A  
L D  B ,  0
L D  H L , C A M P R E F )  
X D R  ft 
S B C  H L i B C  
J P  P ,  P G G  
L D  ( S A V E ) 7 H L
5CHECK FÜR ftSCII F 
;FQWftRD WAS SELECTED
;SWAP TO FOWftRD BRIDGE
;SUIftP TO REVERSE BRIDGE
J SET ZERO REFERENCE 




;PCLL FOR AVAILABLE DATA
;EXAMINE CURRENT FEEDBACK
‘LOAD CURRENT FEEDBACK 
U.OAD CURRENT REFERENCE
;CALCULATE CURRENT ERROR 
;JUMP IF POSITIVE ERROR
GQC :
C O O :
CGNV :
L D  B C , ( S A V E )  
L D  H L , 1 
S B C  H L ,  B C  
L D  A ,  H 
C P  1
J P  Mi  G O C
L D H L i 2 5 5
A D D ‘ H L , H L
L D C A M P E R R
L D B C i T A B U
A D D H L  i B C
i_D C 7 C r i L )
I N C H l_
L D B i i. H L  .i
L D H L ,  C A M P
X O R A
S B C H L ,  B C
LI.) A ,  H
B I T 7 1 A
J P Z ,  S C O
N E G
C P S 3
J P M, 0 0 MV
L D rii S 3
J P Ov J NV
C P S 3
J P Mi C O M V
L D H i  £j_:'
L D ( A M P i  N T
; ALLOW FOR CARRY 
; ERROR NOW POSITIVE
;ERROR EXCEEDED TABLE 
;ALLOW FOR 2 BYTE TABLE ADDRESS
;INTEGRAL BASE ADDRESS 
;INTEGRAL EXACT ADDRESS
i LOAD DELTA INTEGRAL 
; PREVIOUS CURRENT INTEGRAL
S T O R E  Nh.W
1 18
LD BCiTABl lL 
LD HLi CAMPl RR)






SBC HL, BC ;CURRENT:- INTEGRAL - PROPORTIONAL
LD CSAVE),HL 
LD Bl 7 1 boS-j 
XOR A 
ADC HL? BC 
JP P,AMPOKA 
LD HL7 -i£383 
. JP COSINE
AMPGKA: LD HL7 (SAVE)
.JR COSINE
POS: LD A, H ;CURRENT ERROR IS POSITIVE
CP 1
JP M, GOD
LD HL,255 ;ADDRESS EXCEEDED TABLE
GOD: ADD HL, HL 5 ALLOW TOR 2 BYTE TABLE ADDRESS

















JP M7 CuNW 
LD H,S3
CONW: LD i.AMPlNT), H L  iSTCRL Nc.W INTEGRAL
LD BC,TABwEL
LD HL, 1. AM PER R.)
ADD HL,BC 














4 :4< >f: 4 :4* t: 5+ : 4 : ■¥■ 4 :4 = :f:4 -'4 = 4  4 ::+: *  4 ' >K 4 ‘- •-+■ 4 : 4 : .S': 4 -' 4 : 4 : 4 : •+:4 : >t- 4 :'+: H 4 : M 4 - +:4 = 4 = 4 :4 ::+: 4 - 4 : H ■+ f !: f 4 : 4 -H 4 ::+: 4 :
COSINE - A REAL TIME FUNCTION IS LOADED. WHEN CONTL. ;..ZR 
OUTPUT PLUS COSINE IS GREATER THAN ZERO, ftN aLTPU“ PULSE 
IS GENERATED THROUGH THE FDWARD OR REVERSE PORT.
* H-: 4< if: 4". 4 : +: >*•: 4< -4: 4. jf.4:4: 4;:+: 4; 4:4:4.4«4 : 4 :4 : 4 = 4 -' 4 :4 : 4 : 4 : 4 :4 = 4 : -4-: 4 '- 4 :4 ‘- 4 :4 ’- 4 : 4 :4 :4 :4 :4 :4 :4 '- +: • ¡-: ■¥■ 4 :: !•: 4 ‘ +•
COSINE: LD '.PULSE) 7 HL ,STuRE CURRENT P. I. uJTrUT Hi i-L 
LD ft,(SWITCH)
CP 0




LD (AMPI NT),HL 
COSAMP: LD ft, CSET2)









LD ft, 0 
OUT (S3H),A 
LD A, IS 





LD L, ft 














LD A, 1 
LD (SET!), f t  







,■ FORCE S0 DEG. DELAY
;rlset cur rent integral 
;WAS ft S0-1S0 ANGLE d e t e c t e d
;WAS ft SPIKE GENERATED
; CONDITIONS NOT MET
;RESET 0-90 ANGLE DETECTED 




5 POLL FOR AVAILABLE DATA 
,LOAD REAL TIME VALUE
5STORE PRESENT FUNCTION
i COMPARE WITH LAST SAMPLE
? ALLOW FOR 2 BYTE TABLE ADDRESS








































LD A, 0 
OUT C 35H)i A 
JR POLL 
LD A* 0 
□UT (S4H)i A 
LD B» 5 
LD A, CFFH 
OUT CS4H)iA 
DJNZ FTIME 
LD Ai 0 




IN A i (0)
AND 40H 
JP Z, MAIN 
JP KEYBD 
END ORAK
5 S3 - 1S0 DECREES 
* EXACT ADDRESS




?CHECK FOR ASCII F








: FORCING ZERO CURRENT 
•CHECK KEYBOARD FOR ENTRY 
; IS DATA AVAILABLE 
?NQ ENTRY
; PROCESS THE ENTRY
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( 1) MOTOR PARAMETERS
A small D.C. shunt motor was used.
RATED 0/P - 0.1 HP
RATES VOLTS - 220V D.C.
RATED SPEED - 1000 RPM
To develop a control algorithm for the system, 
a transfer function for the motor has to be developed. 
This will be of the form.
1 . K, . 1
1 JsRaU  +
where R = armature resistancea
Ta = armature time constant
KI = torque constant
J = armature inertia
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(2) TORQUE CONSTANT
The motor was run up to speed using a dr i ve
motor. The field was excited with 220V D.C. The open
c ircuit armature volts were measured at vary i ng speeds
VT = Eg + IaRa
w ith la = 0
VT = Eg
From this, Ky in volts/radian can be found.









300 31.42 55 1.75
400 41.42 74 1. 766
600 62.83 109 1 .73
700 73.3 126 1 . 72
800 83.78 144 1.72
900 95.25 160 1.697
1000 104.72 179 1.71
1100 115.19 194 1 .68
FIGURE 41 MOTOR TEST RESULTS
K average = 13.773
V 8
= 1.72 volts/radian
K-j. = 1.72 Nm/amp
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(3) MEASURED PARAMETERS
The following values were taken using a
bridge measuring device.
Field Resistance Rf = 2.45 k/L
Field Inductance Lf = 27.7H
Q = 1.2
Armature Resistance 79.3n
(armature rotated 79.0 _a
for each reading) 79.4 _o_
79.6 _tl
Average Ra = 79.32_n_








Density of steel = y o s  - 8000 kg/m
Windings and laminated steel:-
3
Density of copper/steel = y O c = 8610 kg/m
SHAFT
V = TTr2Ls
= IT x 10 x 10 x 250 
1000 1000 1000
= 7.854 x 10"5m3
M = a  Vs / s s





0.628 x 10 x 10 
2 1000 1000
= 3.14 x 10~5kg m2
2Js
WINDINGS AND COMMUTATOR
An approximate shape was used for the 
commutator and windings, as shown in Figure 43.
FIGURE 43 COMMUTATOR AND WINDINGS
APPROXIMATION.
Vc TT(R22 - R}2)L
TT ( 28 \2 - 1 10 12U ooo 1 \ looo y
140
1000
3.008 x 10 3
M = Ac / c c
= 8610 x 3.008 x 10
= 2.59 kg
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Jc Mç ^R22 + R
= 2.59 [/ 28 \2 + / 10 \ 2
2 [JlOOOj \ 1000/
= 1.145 X 10 2kg m2
Total armature inertia:­
* J = J s + J c  a
= 3.14 X 10~5 + 1.145 X 10












Field Time Constant Lf
Rf
27.7
2.45 x 103 
11.31m secs




79.32 x 1.176 x 10 
1.72 x 1.72
. *. Tm 31 .53m secs
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(6) MOTOR MODEL
The motor can now be modelled by
1










0.1 HP = 74.6 watts
Using 90% efficiency:-




* * current = 0.75 amps
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A P P E N D I X  III
SPECIFICATION
SHEETS
8PI0 - PARALLEL I/O PORT
9400 - FREQUENCY TO VOLTAGE CONVERTER
H13B1 - PHOTON COUPLER
AD750 - A/D CONVERTER
C 106 - S.C.R.




The Cromemco 8P!0 is an S-100 bus compatible, 
eight parallel input/output port board (see simpli­
fied block diagram, Figure 1). Each of the eight 
independent I/O ports consists of a separate input 
port and an output port with the same port address. 
Each input/output port pair share 8 bi-directional 
lines which are brought out to EIA connectors J1 
thru J4 for I/O interfacing. Both the input and 
output ports are latched: output data is automatically 
latched into an OUT port when the system CPU 
executes an output instruction to the 8PIO, and 
input data is latched into an 8PIO IN port by a
positive-going transition on the LATCH INPUT line 
which is controlled by the user. Handshake signals 
are provided on both the IN and OUT ports.
I/O port number 6 plays a special role on the 
8PIO. It may be left in its factory-wired condition 
to software monitor and control the other seven 
SPIO ports, or alternately, it may be re-configured 
as a standard eighth I/O port.
The 8PIO provides three on-board terminal I/O 
devices: an 8-bit switch register, a 3-bit switch
1
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register and an 8 LED display register. The 8P10 
also features four versatile interfacing circuits: a pair 
of OUT port activated relays and a pair of optically 
isolated couplers connected to an IN port. All of
these devices are connected to the 8PIO in a non­
dedicated fashion: they may be either used or left 
unused in a way that leaves all ports available for 
I/O with other devices.
ua
Technical Specifications
Number of I/O ports: 8
I/O port description: Each I/O port 8-bit parallel, 
bi-directional, separate 




Separate OUTPUT STROBE 
line for each OUT port. 
These clock derived lines 
go low 1.0-1.5 Msec after 
output instruction and re­
main low for 1.0 usee.
Input port handshake: Each IN port status line
connected to bits of port 
IN 6 for software polling.
Output port drive: 4 TTL unit loads.
Input port loading: 3.5 TTL unit loads.
Relay contact ratings: 2 amperes @ 28 volts.
Opto-isolator input: 
Switch registers:





Logic 0 = 0  volts @ 0 mA, 
Logic 1 = 5 volts @ 25 m A.
One 3-bit S.R. connected 
to port IN 4; one 8-bit 
S.R. connected to port 
IN 7.
Eight LEDs connected to 
port OUT 7.
Four 8PIO 26-pin con­
nector strips mate with 
25-iead flat ribbon cable 
terminated with 25-pin 
female El A connector.
+5 volts @ 1.5 amperes.
S-100.




Table 1— ElA Connector J1 Thru J4 PIN-OUTS
Pin Connector J1 Connector J2 Connector J3 Connector J4
1 OUTPUT STROBE 6 OUTPUTSTR08E 4 OUTPUT STR08E 2 OUTPUT STROBE 0
2 OUTPUT ENABLE 6 OUTPUT ENABLE 4 OUTPUT ENABLE 2 OUTPUT ENABLE 0
3 LATCH INPUT 6 LATCH INPUT 4 LATCH I!NPUT 2 LATCH INPUT 0
4 BIT DO PORT 6 BIT D0 PORT 4 BIT D0 PORT 2 BIT D0 PORT 0
5 BIT D1 PORT 6 BIT D1 PORT 4 BIT D1 PORT 2 BIT D 1 PORT 0
6 BIT D2 PORT 6 BIT D2 PORT 4 BIT D2 PORT 2 BIT D2 PORT 0
7 BIT D3 PORT 6 BIT D3 PORT 4 BIT D3 PORT 2 BIT D3 PORT 0
8 BIT D4 PORT 6 BIT D4 PORT 4 BIT D4 PORT 2 BIT D4 PORT 0
9 BIT D5 PORT 6 BIT D5 PORT 4 BIT D5 PORT 2 BIT D5 PORT 0
10 . BIT D6 PORT 6 BIT D6 PORT 4 BIT D6 PORT 2 BIT D6 PORT 0
11 BIT D7 PORT 6 BIT D7 PORT 4 BIT D7 PORT 2 BIT D7 PORT 0
12 OUTPUTSTR08E 7 OUTPUT STROBE 5 OUTPUT STROBE 3 OUTPUT STROBE 1
13 OUTPUT ENABLE 7 OUTPUT ENA8LE 5 OUTPUT ENABLE 3 OUTPUT ENABLE 1
14 LATCH INPUT 7 LATCH INPUT 5 LATCH I NPUT 3 LATCH INPUT 1
15 BIT D0 PORT 7 BIT 00 PORT 5 BIT 00 PORT 3 BIT D0 PORT 1
16 BIT D1 PORT 7 BIT D1 PORT 5 BIT D1 PORT 3 BIT D1 PORT 1
17 BIT D2 PORT 7 BIT D2 PORT 5 BIT D2 PORT 3 BIT D2 PORT 1
18 BIT D3 PORT 7 BIT D3 PORT 5 BIT D3 PORT 3 BIT D3 PORT 1
19 BIT D4 PORT 7 BIT D4 PORT 5 BIT D4 PORT 3 BIT D4 PORT 1
20 BIT D5 PORT 7 BIT D5 PORT 5 BIT D5 PORT 3 BIT D5 PORT 1
21 BIT D6 PORT 7 BIT D6 PORT 5 BIT D6 PORT 3 BIT D6 PORT 1
22 BIT D7 PORT 7 BIT D7 PORT 5 BIT D7 PORT 3 BIT D7 PORT 1
23 +OPTO D3 PORT 4 +OPTO D4 PORT 4 RELAY D0 PORT 1 RELAY D1 PORT 1
24 -OPTO D3 PORT 4 -OPTO 04 PORT 4 RELAY D0 PORT 1 RELAY D1 PORT 1
25 GROUND RETURN GROUND RETURN GROUND RETURN GROUND RETURN
6
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TECH N ICA L DATA
AN EXCLUSIVE RADIO SHACK SERVICE TO THE EXPERIMENTER Catalog Number 
276-1790
The 9400 is a low-cost Voltage-Frequency/Frequency-Voltage con­
verter w hich can accept a variable analog inpu t signal and generates 
an o u tpu t pulse train  whose frequency is in linear p roportion  to  the 
input voltage. The 9400 can also accept v irtu a lly  any inpu t frequency 
waveform and provides a voltage o u tp u t in linear p roportion  to  the 
input. The 9400 operates on single or sp lit supply voltages. A com ­
plete V /F  or F /V  system requires the add ition  o f tw o capacitors, 
three resistors, and a reference voltage. The 9400 utilizes both 
bipolar and MOS transistors. A t the inputs, MOS transistors are used 
to reduce o ffse t and bias currents. B ipolar transistors are used in the 
op amp fo r high gain, and on all ou tputs for excellent current 
driving capabilities. CMOS logic is used throughout to m inim ize 
power consum ption.










A M R U F IER  O U T  
CO M PAR ATO R  IN
3]]F"£Q/TOur 
^  O U TP U T COMMON  
^  PULSE FREQ. O U T
‘ C A U T IO N :  -
S ta t ic  d isch a rg e  to  a n y  lead o f  th is  d e v ice  m a y  cause p e rm a n e n t 
d am age. S to re  in  a lu m in u m  fo i l  o r  in s e rte d  in  c o n d u c t iv e  fo a m . Use 
g ro u n d e d  s o ld e r in g  iro n s , to o ls ,  a nd  p e rs o n n e l w h e n  h a n d lin g  d e ­
v ices . A v o id  s y n th e t ic  fa b r ic s . I t  is re c o m m e n d e d  th a t  th e  d e v ic e  be 
, In s e rte d  into socket b e fo re  a p p ly in g  p o w e r.
L-. A - ---------------rig— L m* - - —  -■  i,........... -.........
Applications
Storage Temperature - 6 5 *  C to +150* C
Operating Temperature O' C to  70* C
V DD ~ V SS 18V
• in 10mA
v O U Tmax ~  v OUT common 25V






10Hz to  100kHz Operation 
+0.01% T yp. Linearity to 1QKHz •
+ 25ppm/*C Typ. Gain Temperature S tab ility  
Open Collector O utput
O u tput can Interface w ith  any Form o f Logic 
Pulse and Square Wave Outputs 
Programmable Scale Factor 
Low Power Dissipation (27mW Type.)
Single Supply Operation (8V to  15V)
Dual Supply Operation (+4V to  +7.5 V) 
C urrent or Voltage Input
Voltage-to-Frequency
Temperature Sensing and Control 
/iP Data Acquisition  
Instrum entation 
13 8 it  A /D  Converters 
D igital Panel Meters
Analog Data Transmission and Recording 
Phase Locked Loops 
Medical Isolation 
Transducer Encoding 
A lternate to 555 Astable T im er
V/F Electrical Characteristics
Param eter D e fin it io n M in T y p M ax U nits C ond itions
Accuracy
L in e a rity  (1 0K H z) O u tp u t devia tion  fro m  
s tra igh t line  between  
norm alized  zero and fu ll
0.01 0.05 % F u ll Scale
L in e a rity  (1 00 K H z) scale in p u t 0.1 0.25 % F u ll Scale
A nalog Inpu ts
11fvj F u ll Seal« F u ll scale analog In p u t 
cu rra n t to  achieve 
•pacified  accuracy
10 MA
l|N  Overrang« Ovarrange cu rra n t 50 MA
Response T im a Setting  tim e  to  0.01% 5 Cycles
D ig ita l O u tp u ts
V S AT Logical " O "  o u tp u t 
voltage
0.4 V Fu ll T amp. Range
IO U T  “  1 0m A
V o U T <-°m m o n Voltage range between  
o u tp u t and com m on
T s ir --------- v--------- IO U T -  10MA------------
Pulse Frequency O u tp u t 
W idth
3.0 Msec
Supply C urran t, Quiaacant
C urre n t required fro m  
pos. or nag. supply  
durin g  o pera tion 2.0 6.0 m A Fu ll Tem p. Range
V |N -  - 0 .1 V
Reference Voltage ‘
V REF ~  V SS Range o f voltage  
reference In p u t - 1.0 V
S upply  S ens itiv ity Change In fu ll scale 
gain vs supply voltage  
change 0.025 0.1 %/V V S S -1 V . V D O —  1 V
U nless o th e rw is e  s p e c ifie d , v D O  ~
+ 5 V  V s s  « — 5 V , V G N D  = 0, 
V r e f  ”  —  5 V , R r IA S  '  1 0 0 K f2 , 
F u ll Sca le  =* 1 0 K H z , T  A  = 2 5 'C  
un less F u ll T e m p . R ange is s p e c i­
fie d .
N O T E : I i n  c o n n e c ts  th e  s u m m in g  
ju n c t io n  o f  an o p e ra tio n a l a m p l i­
f ie r .  V o lta g e  sources c a n n o t be 
a tta c h e d  d ir e c t ly  b u t  m u s t be 
b u f fe re d  b y  e x te rn a l re s is to rs .
CUSTOM PACKAGED IN USA BY RADIO SHACK ®  A DIVISION OF TANDY CORPORATION
V q D ' v SS “  P o w e r su p p lie s  o f  + 5 V  are re c o m m e n d e d . F o r h ig h  
a ccu ra cy  re q u ire m e n ts  0 .0 5 %  lin e  and  lo a d  re g u la t io n  and 0 .1 /JF 
disc d e c o u p lin g  c a p a c ito rs  lo c a te d  n ea r th e  p in s  are re c o m m e n d e d .
A d ju s tm e n t P rocedure —  F ig u re  1 show s a c ir c u i t  fo r  t r im m in g  th e  
zero lo c a t io n . F u ll scale m a y  be t r im m e d  b y  a d ju s tin g  R ,N , V R E p , 
o r C R £ p .  R e c o m m e n d e d  p ro c e d u re  is as fo llo w e d  fo r  a 1 0 K H z  fu l l  
scale fre q u e n c y .
1. S e t V )N to  1 0 m V  and t r im  th e  ze ro  a d ju s t c i r c u i t  to  o b ta in  a 
1 0 H z  o u t p u t  fre q u e n c y .
2. S e t V | n  to  1 0 .0 0 0 V  and t r im  e ith e r  R ) N , v REF>  o r  C R E F  xo 
o b ta in  a 1 0 K H z  o u t p u t  f re q u e n c y .
I f  a d ju s tm e n ts  are p e r fo rm e d  in  th is  o rd e r , th e re  s h o u ld  be n o  in te r ­




DC to 100KHz Operation 
+ 0.02% Typ. Linearity to 10KHz 
Op Am p O u tpu t 
Programmable Scale Factor 
High In p u t Impedance (>1 0 M i2 ) 
Accepts any Voltage Wave Shape
Frequency Meters/Tachometer 
Speedometers
A n a lo g  D ata  T ra n s m is s io n  and  
R e c o rd in g  
Medical Isolation 
M otor Control 
RPM Indicator 
FM Demodulation 
Frequency M u ltip lie r/D iv ider 
F low Measurement and Control
F/V Electrical Characteristics
U nless o th e rw is e  s p e c ifie d , V q q  = 5 V , V g g  
R 8 1 A S  -  1 0 0 K f t ,  V T N D  -  0 V , T a  -  25*C .
V R E F  *  - 5 V ,
Parameter Definition M in. T yp Mae Conditions
Accuracy
N o n -L in e a rity  (% FS) D eviation f rom  id  «a! 
transfer fu n c tio n  aa 
a percentage o f fu ll 
sea.« voltage
0 02 10Hz to  100KHZ
Inpu t F raq Rang« <Hz) Frequency range fo r 
specified n o n -line a rity
10 100K 5¿A m m  pos 
puise w id th  and 
0 5^a m m  negative 
puisa w id th
Frequency Inputs 
Positiv« E xcursion (V ) Vo ltage required to 
tu rn  com p ara to r on
0 4 QO
>
T f * T f *  20ns
Negativ« Excu rs ion  (V) Vo ltage required to  
tu rn  com p ara to r o f f
- 0  4 -  2V T f « T» -  20ns
Mm Pos. Putts W id th  (¿a ) T.me between 
th resho ld  crossings
5 0 T f  •  T f •  20ns
M in. Nag. Pulse W id th  (¡Ml Tim e between 
th resho ld crossings
0 5 T r -  T f -  2Ont
in p u i im pedance lohm si 1 0M
Anaiog O utputs 
O u tp u t V o ltage (V ) Voltage range o f op 
am p o u tp u t fo r 
specified no n -h ne arity
V q o - ’ R l  2K11
O u tpu t Load ing (ohms) Resistive load ing  at 
o u tp u t o f op  am p
2K
F/V Circuit Description
The  9 4 0 0 , w h e n  used as a fre q u e n c y  to  vo lta g e  c o n v e r te r , genera tes 
an o u t p u t  vo lta g e  w h ic h  is lin e a r ly  p r o p o r t io n a l to  th e  in p u t  f r e ­
q u e n c y  w a v e fo rm .
Each ze ro  c ro ss in g  a t th e  c o m p a ra to r 's  in p u t  causes a prec ise  
a m o u n t o f  ch arg e  (q = C R £ p  x V R p p )  to  be d ispensed  in to  th e  o p  
a m p 's  s u m m in g  ju n c t io n .  T h is  charge  in tu rn  f lo w s  th ro u g h  th e  
fe e d b a ck  re s is to r  g e n e ra tin g  vo lta g e  pulses a t th e  o u tp u t  o f  th e  o p  
am p. A  c a p a c ito r  (C jf\g-p) across R | f \ j - p  averages these pulses in to  a 
DC vo lta g e  w h ic h  is lin e a r ly  p r o p o r t io n a l to  th e  in p u t  fre q u e n c y .
F/V Design Information
In p u t/O u tp u t R ela tionsh ips —  T h e  o u tp u t  vo lta g e  is re la te d  to  th e  
in p u t  fre q u e n c y  (F jfv j)  b y  th e  tra n s fe r  e q u a t io n :
v 0 u t = t v R E F  c r e f  r i n t 1 f N
T h e  response  t im e  to  a change  In F | N is equa l to  R | n t  I N T - T h e  
a m o u n t o f  r ip p le  o n  V q u T  is in v e rse ly  p r o p o r t io n a l to  C |n -j- and  
th e  In p u t  F re q u e n c y .
In p u t V o ltage  Levels —  T h e  in p u t  s igna l m u s t cross th ro u g h  ze ro  in 
o rd e r  to  t r ip  th e  c o m p a ra to r . In  o rd e r  to  o v e rc o m e  th e  h ys te re s is  
th e  a m p litu d e  m u s t be g re a te r th a n  + 2 0 0 m V . I f  th e  c o m p a ra to r  
in p u t  v o lta g e  exceeds — 2 .5 V  th e n  th e  op  a m p  o u tp u t  w i l l  go to  its  
m a x im u m  p o s it iv e  o u tp u t  vo lta g e  fo r  th e  d u ra t io n  o f  th e  o v e r v o lt ­
age.
I f  th e  in p u t  v o lta g e  has a w id e  a m p litu d e  v a r ia t io n , th e n  a p a ir  o f 
back to  b ack  d io d e s  m a y  be used to  l im i t  th e  vo lta g e  to  + 0 .7 V .
a W W  j " . I j - ^
I f  o n ly  a u n ip o la r  in p u t  s ignal ( F | N ) is a va ila b le , I t  Is re c o m m e n d e d  
th a t e ith e r  an o ffs e t c ir c u i t  us ing  re s is to r be used o r th a t  th e  signal 
be c o u p le d  in v ia  a c a p a c ito r .
T h e  o u tp u t  vo lta g e  o f  th e  op  a m p  is re fe re n c e d  to  P in 6 (G N D ). So 
If P in 6 is used to  d e te rm in e  th e  c o m p a ra to r  th re s h o ld , th e  o p  a m p  
o u tp u t  re fe re n c e  w i l l  also be s h ifte d .
F o r 1 0 0 K H Z  m a x im u m  in p u t  R | N T  s h o u ld  be  decreased t o lO O K ^ I
Input Buffer —  f 0 and f 0 /2  are n o t  used in  th e  F /V  m o d e . H o w e ve r, 
th e se  o u tp u ts  m a y  be u se fu l fo r  som e a p p lic a tio n s , such as a b u f fe r  
to  feed  a d d it io n a l c ir c u it r y .  f Q w i l l  th e n  fo l lo w  th e  in p u t  f re q u e n c y  
w a v e fo rm ; e x c e p t th a t  f 0 w il l  go h ig h  3 [As a f te r  F , N goes h ig h . 
f Q/2  w i l l  be square  w ave  w ith  a fre q u e n c y  o f  o ne  h a lf  f Q.
I f  these o u tp u ts  are n o t  used, th e n  P ins 3, 9 and 10 m a y  be le f t  
f lo a t in g  o r  c o n n e c te d  to  g ro u n d .
1. Th e  in p u t  is n o w  re fe re n ce d  to  5 .1 V  (P in  6 ). T h e  in p u t  signal 
m u s t th e re fo re  be re s tr ic te d  to  be g re a te r th a n  3 v o lts  (P in  6 — 2 V ) 
and less th a n  10 to  1 5V  ( V q q ).
I f  th e  signal is A C  c o u p le d  th e n  a re s is to r (1 0 0 K to  1 O M ^ l) m u s t be 
p la ce d  b e tw e e n  th e  in p u t  (P in  11) and P in 6.
2. T h e  o u tp u t  w il l  n o w  be re fe re n ce d  to  Pin 6 w h ic h  is a t 5 .1 V  
( V 2 >. F o r fre q u e n c y  m e te r a p p lic a tio n s  a 1 m A  m e te r w ith  a series 
sca lin g  re s is to r  can be p la ce d  across P ins 6 and 12.
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SOLD STATE GENERAL &  ELECTRICELECTRONICS
Photon Coupled Interrupter M o d u l e  H 1 3 B 1 - H 1 3 B 2 ^ ^ ^
The General Electric H13B1 and H13B2 are gallium arsenide in­
frared emitting diodes coupled with a silicon photo-darlington in 
a plastic housing. The gap in the housing provides a means o f in­
terrupting the signal with tape, cards, shaft encoders, or other 
opaque material, switching the output transistor from an “ ON”  
into an “ OFF”  state.
FEATUR ES:
Low cost, plastic module
Non-contact switching
Solid state reliability
I/O compatible with integrated circuits ft
w— j  i________ j




1 four leads leao dimensions controlled
BETWEEN 0900 INCH 11 27 MM I FROM SEATING 
PLANE AND The ENO OF THE LEADS
2 The SENSING AREA FALLS WITHIN A 060 INCH 
(1.92 MM) SQUARE ON THIS CENTERLINE.
SYMBOL
IN CHES M ILL IM E T E R S
MIN MAX MIN MAX_h__ -ja Q 199 9 9 1 1 0 1 6
■ / I 0 79 òsi 19 1 2 i i
- t i  . 0 1 6 0 1 9 40 7 4 82 101 0 1 5N O M 3 8 1 N O M 1— J  — 9 J 4.9 8 7 24 2 4 2 4 9 9Dl 4 7 ! 45i 1 2 0 ? 1 i i 702 .12 0 - 3 0 5»1 u¿3_£. ,3 2 3 7 5 0 8 2 5•2 090 1 1 0 2 2 9 2 7 9- 25 5 - £47
__ L _ 1 ÛS 2 42 26«
__ L_ 300 7 5 2 Jh 1 20 1 3 0 3 05 3 3 0
0 JAJl.75 5 ! 9 93 19 17
ft 985 N O M 1.52 N O M— gi 0? 9 N O M 1.27 N OM— «2 05 0 NO M 1 27 N O M— J __ 0} 2 .038 8 2 9 6Si 1 5o i 40 3 3 1 3 5 I
T 1 1 0 NOM. 2.79 NOM 2
a b s o l u t e  m a x i m u m  r a t i n Q S I  { 2 5 ° 0 )  (unless otherwise specified)
Storage and Operating Temperature -55* to 85*C. Lead Soldering Time (at 260°C) 10 seconds.
IN FR A R ED  E M ITT IN G  D IOD E
Power Dissipation •100 milliwatts
Forward Current (Continuous) 60 milliamps
Forward Current
(peak, 100 Ms, 1% duty cycle)
1 amp
Reverse Voltage • 3 volts
•Derate 1.67mW/*C above 25TT ambient
P H O TO -D A R LIN G TO N
Power Dissipation ••150 milliwatts
Collector Current (Continuous) 100 milliamps
V CEO 25 volts
V ECO 7 volts
••Derate 2.5mW/*C above 25*C ambient
individual electrical characteristics (25°C)
IN FR A R E D  E M ITT IN G  D IOD E TYP. MAX. UNITS P H O TO -D A R LIN G TO N MIN. MAX. UN ITS
Forward Voltage 
(Ip * 10 mA)
1.2 1.7 volts Breakdown Voltage
V (BR)CEO dc = 10 mA)
25 - volts
Reverse Current
(V R * 2 V)
10 /ramps Breakdown Voltage
V(BR)ECO de = 100MA)
7 - - volts
Capacitance
(V -  0, f *  1MHz)
150 P i Collector Dark Current
IcEO (^CE * 10V, If* O, H * 0>
100 nA
coupled electrical characteristics (25°C)
MIN. TYP. MAX. UNITS
Output Current (Ip = 20 mA, VCE * 5V) H13B1 2500 - - /lamps
H13B2 1000 - - /ramps
Saturation Voltage (Ip = 20 mA, lc ~ 0.5 mA) 
Switching Speeds (VCE * 10V, lc * 2 mA, RL = 100H)
- 1.2 volts
On Time (td + tr) - 150 - /rsecs
Off Time (t,+  tf)
173
- 150 - /isccs
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A N A L O G
D E V IC E S
Low Cost, Complete IC 
8-Bit A to D Converter
F E A TU R E S
Compitta A/D Conv«rt*r with Raf«ranee and Clock 
Fast Successive Approximation Conversion — 25ps 
No Missing Codes Over Temperature 
0 to +70° C -  AD570J 
-55° C to +125°C -  AD570S 
Digital Multiplexing — 3 State Outputs 
18 Pin Ceramic DIP 
Low Cost Monolithic Construction
PRODUCT DESCRIPTION
The AD5 70 is an 8-bit successive approximation A/D converter 
consisting of a DAC, voltage reference, clock, comparator, suc­
cessive approximation register and output buffers — all fabri­
cated on a single chip. No external components are required 
to perform a full accuracy 8-bit conversion in 25ps.
The AD570 incorporates the most advanced integrated cir­
cuit design and processing technology available today. I2L 
(integrated injection logic) processing in the fabrication of the 
SAR function along with laser trimming of the high stability 
SiCr thin film resistor ladder network at the wafer stage (LW T) 
and a temperature compensated, subsurface Zener reference 
insures full 8-bit accuracy at low cost.
Operating on supplies of +5V and -15V, the AD570 will ac­
cept analog inputs of 0 to + 10V unipolar or ± 5V bipolar, 
externally selectable. As the BLANK  and CONVERT input is 
driven low, the three state outputs will be open and a conver­
sion will commence. Upon completion of the conversion, the 
D ATA  READY line will go low and the data will appear at the 
output. Pulling the BLANK and CONVERT input high blanks 
the outputs and readies the device for the next conversion.
The AD570 executes a true 8-bit conversion with no missing 
codes in approximately 25m$-
The AD570 is available in two versions; the AD570J is spec­
ified for the 0 to 70°C temperature range, the AD570S for 
-55°C  to +125°C. Both guarantee full 8-bit accuracy and no 
missing codes over their respective temperature ranges and 
are packaged in 18-pin hermetically-scaled ceramic DIP’S.
PRODUCT HIGHLIGHTS
1. The AD570 is a complete 8-bit A/D converter. No 
external components are required to perform a con­
version. Full scale calibration accuracy of ±0.8% (2LSB 
of 8 bits) is achieved without external trims.
2. The AD570 is a single chip device employing the most 
advanced 1C processing techniques. Thus, the user has at 
his disposal a truly precision component with the relia­
bility and low cost inherent in monolithic construction.
3. The AD570 accepts either unipolar (0 to +10V) or 
bipolar (-5V  to +5V) analog inputs by simply grounding 
or opening a single pm.
4. The device offers true 8-bit accuracy and exhibits no 
missing codes over its entire operating temperature 
range.
5. Operation is guaranteed with -15V and +5V supplies. The 
device will also operate with a -12V supply.
6. The AD570S is also available with full processing to 
MIL-STD-883B, Class B. The single chip construction 
and functional completeness make the AD570 especially 
attractive for high reliability applications.
7. Every AD570 is subjected to long-term stabilization 
bakes, given a powered bum-in at +125°C, and tempera­
ture cycled ten times from -65°C to +150°C pnor to 
final test to insure reliability and long-term stability.
In addition, ail units are tested 100% at the extremes of 
their respective temperature ranges for all parameters to 
guarantee full performance.




(ty p ic a l @ + 2 5 ° C w ith  V +  = + 5 V . V -  = - 1 5 V ,  ail voltages m easured w ith  respect to d ig ita l c o m m o n , unless o th erw ise  in d ic a te d )
MODEL AD570JD AD5 70SD/AD5 70SD-883 B1
RESOLUTION2 8 Bits •
RELATIVE ACCURACY @ 25°C2-3-4 ±1/2LSB max •
Train to Tmax ±1/2LSB max «
FULL SCALE CALIBRATION4 5
(With 15ft Resistor In Series With
Analog Input ±2LSB (typ) •
UNIPOLAR OFFSET (max)4 11/2LSB •
BIPOLAR OFFSET (max)4 ±1/2LSB •
DIFFERENTIAL NONLINEARITY
(Resolution for Which no Missing
Codes are Guaranteed)
♦25°C 8 Bits •
Tmin to Tmax 8 Bits •




Unipolar Offset ±1LSB (88ppm/°C) ±1LSB (40ppm/°C)
Bipolar Offset tlLSB (88ppm/°C) ±1LSB (40ppm/°C)
Full Scale Calibration6 ±2LSB (176ppm/°C) ±2LSB (80ppm/°C)
(With 15ft Fixed Resistor or
200ft Trimmer)
POWER SUPPLY REJECTION4
Max Change In Full Scale Calibration
TTL Positive Supply
♦4.5V<V+<+5.5V ±2LSB max m
Negative Supply
-16.5V<V-<-13.5V ±2LSB max •




(Analog Input to Analog Common)
Unipolar 0 to +10V • '
Bipolar -5V to +5V •
OUTPUT CODING
Unipolar Positive True Binary •
Bipolar Positive True Offset Binary •
LOGIC OUTPUT
Bit Outputs and Data Ready
Output Sink Current 3.2mA min
(VOUT * 0.4V max, Tmn to T ,^ ) (2TTL Loads) •
Output Source Current (Bit Outputs)7
( Vqut * 2.4V min, Tmjn to T^i^) 0.5mA min •
Output Leakage When Blanked ±40/iA max •
LOGIC INPUT
Blank and Convert Input
°<V»n<V+ ±40jrA max •
Blank — Logic “1” 2.0V min •
Convert — Logic “O'* 0.8V max m





CONNECTING THE AD570 FOR STANDARD 
OPERATION
The AD570 contains all the active components required to 
perform a complete A/D conversion. Thus, for most situa­
tions, all that is necessary is connection of the power sup­
ply (+5 and -15), the analog input, and the conversion 
start pulse. But, there are some features and special con­
nections which should be considered for achieving optimum 
performance. The functional pin-out is shown in Figure 5.
•E • rmT'e u i T i » i t i « 3-
» I T . [ 7 7T|sm«roy
wtt(T 7| O M IT  A4. COM
I T . ( 7 AO 670 7 j . M t H . A A  O M
•».fr 7 ]  AMA4.QC COM
» I T  «[7 7] AMA4.QC Ht
it»E 7| V
« I T  2 [7 7] »4 .* *  e c H v
— *t'E 3**
*■■ - t i l  NOTE 2. f U U  J
Figure 5. AD570 Pin Connections
- v.* - >4. XV tSJ  ̂«•*'?* '
BIPOLAR OPERATION
The standard unipolar 0 to + 10V range is obtained by shorting 
the bipolar offset control pin to digital common. If the pin is 
left open, the bipolar offset current will be switched into the 
comparator summing node, giving a -5V to +5V range with an 
offset binary output code. (-5.00 volts in will give a 8-bit 
code of 00000000; an input of 0.00 volts results in an out­
put code of 10000000 and 4.96 volts at the input yields the 
11111111 code.) The bipolar offset control input is not di­
rectly TTL compatible, but a TTL interface for logic control 
can be constructed as shown in Figure 7.
FULL SCALE CALIBRATION
The 5ki2 thin film input Fesistor is laser trimmed to produce 
a current which matches the full scale current of the internal 
DAC—plus about 0.3%—when a full scale analog input voltage 
of 9.961 volts (10 volts — 1LSB) is applied at the input. The 
input resistor is trimmed in this way so that if a fine trimming 
potentiometer is inserted in series with the input signal, the 
input current at the full scale input voltage can be trimmed 
down to match the DAC full scale current as precisely as 
desired. However, for many applications the nominal 9.961 
volt full scale can be achieved to sufficient accuracy by simply 
inserting a 1512 resistor in senes with the analog input to pin 
13. Typical full scale calibration error will then be about 
±2LSB or ±0.8%. If a more precise calibration is desired, 
a 20012 trimmer should be used instead. Set the analog input 
at 9.961 volts, and set the trimmer so that the output code 
is just at the transition between 11111110 and 11111111. 
Each LSB will then have a weight of 39.06mV. If a nominal 
full scale of 10.24 volts is desired (which makes the LSB have 
weight of exactly 40.00mV), a 5012 resistor in senes with a 
20012 trimmer (or a 50012 trimmer with good resolution) 
should be used. Of course, larger full scale ranges can be ar­
ranged by using a larger input resistor, but linearity and full 
scale temperature coefficient may be compromised if the 
external resistor becomes a sizeable percentage of 5kl2.
Figure 7. Bipolar Offset Controlled by Logic Gate
Gate Output - 1 Unipolar 0 - 10V Input flange 
Gate Output m 0 Bipolar ±5V Input Range
COMMON MODE RANGE
The AD570 provides separate Analog and Digital Common 
connections. The circuit will operate properly with as much 
as ±200mV of common mode range between the two 
commons. This permits more flexible control of system 
common bussing and digital and analog returns.
In normal operation the Analog Common terminal may gener­
ate transient currents of up to 2mA during a conversion. In 
addition, a static current of about 2mA will flow into Analog 
Common in the unipolar mode after a conversion is complete. 
An additional 1mA will flow in during a blank interval with 
zero analog input. The Analog Common current will be modu­
lated by the variations in input signal.
The absolute maximum differential voltage raong between the 
two commons is ±1 volt. We recommend the connection of a 
parallel pair of back-to-back protection diodes as shown in 
Figure 8 between the commons if they arc not connected 
locally.
Figure 6. Standard AD570 Connections Figure 8. Differential Common Voltage Protection




Up to 600 Volts 4 Amperes (RMS)
M o d e l C106
PRODUCT FEATURES
The Type C106 Silicon Controlled Rectifier (SCR) 
has the following outstanding features:
LO W  C O S T
SENSITIVE * Operates directly from low signal 
sensors such as thermistors, photo-conductive cells, etc.
VERSATILE Designed for a variety of mount-down 
methods— printed circuit, plug-in socket, screws, 
or point-to-point soldering
R UGGED, C O M P A C T Uses a solid plastic encapsulant 











M O TO R  C O N TR O L Electric Model Trains Sewing Machines Movie Projectors Food Mixers *Electric Fans Slot Racing Cars
UGHT Flame DetectorsMoving-Light Signs (Chasers) Driver for Computer Readout LightsHarbor Buoy Flashers Automotive Warning Systems Nixie & Neon Drivers
T E M P E R A T U R E  Range Surface Unit (Hybrid)Chemical Processing (Photographic, etc.)Food Warmer Tray Bearing Temperature Sensor Electric Blanket Control
PRESSURE Auto Oil Pressure GageHot Water Boiler Safety Monitor
REMOTE CO N TR O L Armchair TY ControlMaster Switching Stations for HomeGarage Door Openers Power Switch
DRYNESS Clothes Dryness Sensor
PROXIM ITY Burglar AlarmTouch Switch Electric Door Openers
C O U N TIN G  Low Speed Ring CountersShift Registers
SW ITCHIN G  Relay ReplacementSolenoid Drivers Latching Relay Replacement Power Flip Flops Low Power Inverters Thyratron Tube Replacement
AMPLIFIERS
6
TIME Photo Darkroom ExposureOven TimerVending Machine Logic
Industrial Process Control IG N ITIO N
U Q U ID  LEVEL Basement Sump PumpAutomatic Coffee MakerAutomatic Shutoff for Vending DETECTIONMachines
Gate Amplifier for Larger SCR’s, Triacs — Blenders —Hand Tools
Small Gas Engines Gas Appliances
Voltage (Battery Charger) Current (Crowbar)
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M A X IM U M  A L L O W A B L E  R A T IN G S
Type
Repetitive Peak Forward Blocking 
Voltage, V F X m  
Rq k  = 1000 Ohms 
T j = -4 0 °C  to + 1 1 0 °C
W orking and Repetitive 
Peak Reverse Voltag^, 
v ROM<wkg) and V R 0 M<reP> 
T j = -4 0 °C  to  + 1 1 0 °C
”  C1Ü6Q1, C 10602 .  C 10603 . C 1 06 Q 4 15 Vult> 1 5 Volts
C 1 06 Y 1 .  C 1 0 6 Y 2 .  C 1 0 6 Y 3 ,  C 1 0 6 Y 4 3U Volts 30 Volts
C l  061 1. C l  Ohi 2. C l  Ohi 3. C l  061 4 5U Volts 50 Volts
”  C l 0 6 A l .  C 1 0 6 A 2 ,  C l 0 6 A 3 ,  C 1 0 6 A 4 100 Volts 100 Volts
C106B1. C106B2 ,  C 106B 3 ,  C106B4 200 Volts 200 Volts
C106C1. C106C2 . C106C3 ,  C106C4 300 Volts 300 Volts .
C106D1, C 106D 2 , C 1 06D 3 , C 106D 4 400 Volts 400 Volts
C106E1, C Ì0 6 E 2 ,  C 106E 3,  C106E 4 500 Volts 500 Volts
C106M 1, C 1 06 M 2 ,  C 1 0 6 M 3 ,  C 106M 4 600 Volts 600 Volts
RMS Forward Current, On-State_____________________________________  '
Rate of Rise of Forward Current ( non-repetitive), di/dt (See Chart 9)
Peak Forward Current, On-State (repetitive) ___________________________
Peak One Cycle Surge Forward Current, Non-Repetitive, I f m  (surge)
I-t (for fusing) ________________ ____________________________________________
Peak Gate Power, P g m  ____________________________________________________________ __
Average Gate Power, P g c a v ) __ _________________________________________ _________t
Peak Gate Current, I c f m __________________ __ ___________________________________________________________________
Peak Reverse Gate Voltage, V g r m  __________________________________________ __
Storage Temperature, Tstg _ ________________________________________________
Operating Temperature ________________ ___________________________________
-------------------------------------------------------- 4 Amperes
---------------------------------- 50 Amperes/Microsecond
------- --------------------------------------------  75 Amperes*
-------------------------------------------- - . 20 Amperes
0.5 Ampere- seconds (for times >  1.5 Milliseconds
- ........ .................................................................0.5 Watt
----------------------------------------------------- ... ... 0.1 Watt
---------------------------------------------------- 0.2 Amperes
--------------------------------------------------------- -- 6 Volts
-------------------------------------------  —40“C to +150°C
-------------------------------------------- —40°C to -f 110°C
•Thi* rating applies for operation at 60 H.. 75*C maximum tab mr anodel 
10 M>ec. minimum, 15 m>ec. maximum. lead temiterature. switching from 80 volts peak, sinusoidal current pulse width































and Voltage Variation with 
Trigger Pulse Width
AVCRAGC ON OC ON-STATE CURRENT -  AMPERES
2. M axim um  On-State Power Dissipation
C H A R A C T E R I S T I C S
T e s t S y m b o l M in . T y p . M ax. U n i t s T e s t  C o n d i t i o n s
R e v e r s e  o r  F o r w a r d  
B l o c k i n g  C u r r e n t  
( A l l  T y p e s )
• r a m
or
n. i 10 M A v r r m  =  v O R M  = R a t e d  V a lu e .  
T (_ = 2 5 ° C .  R g k  =• 1 0 0 0  O h m s
- 10 100 M A V R R M  = V D R M  *  R a t e d  V a lu e .  
T L  = 1 1 0 ° C ,  R g k  =  1 0 0 0  O h m s .
D C  G a t e  T r i g g e r  
C u r r e n t
> G T - 30 2 0 0 M A d c T L  = 2 5 ° C ,  V 0  = 6 V d c ,  R l  = 100  O h m s  
R G k  = 1 0 0 0  O h m s
- 75 5 0 0 M A d c T j_  -  - 4 0 ° C ,  V D = 6 V d c ,  R L = 100  O h m s  
R g k  = 1 0 0 0  O h m s
D C  G a t e  T r i g g e r
V o l t a g e
V G T 0 .4 0.5 0 .8 V o l t s
D C
T L = 2 5 ° C ,  V G  = 6 V d c ,  R l  = 100  O h m s  
R G K  = 1 0 0 0  O h m s
0.5 0 .7 1.0 V o l t s
D C
T L  = - 4 0 ° C ,  V 0  = 6 V d c ,  R L  = 100  O h m s  
R g k  = 1 0 0 0  O h m s
0 .2 - - V o l t s
D C
T i_  = 1 1 0 ° C ,  V q  = R a t e d  V q p ^  V a lu e  
R l  = 3 0 0 0  O h m s ,  R g k  = 1 0 0 0  O h m s
P e a k  O n - V o l t a g e V t m ~ 1.8 2 .2 V o l t s T L = 2 5 ° C ,  = 4 A m p e r e s  P ea k ,  
S in g le  H a l f  S in e  W a v e  Pu lse ,
2 M i l l i s e c .  W id e
H o l d i n g  C u r r e n t ! h 0.3 1.0 3.0 m A d e T L = 2 5 ° C ,  V d  = 12 V d c ,  R g <  = 1 0 0 0  O h m s
0 .4 2.0 6.0 m A d c T l  = - 4 0 ° C ,  V q  = 12 V d c ,  R g k  = 1 0 0 0  O h m s
0 .1 4 0.6 . 2 .0 mAdo T U = 1 1 0 ° C ,  V D = 12 Vdc, Rg k  = 1 0 0 0  Ohms
L a t c h i n g  C u r r e n t • l 0.3 1.5 4 .0 mAdc T i_ = 2 5 ° C ,  V o  = 12 Vdc, Rg k  = 1 0 0 0  O h m s
0 .4 3 .0 8 .0 mAdc T l  = - 4 0 ° C ,  V 0  = 12 V d c .  R G K  = 1 0 0 0  O h m s
C r i t i c a l  R a t e  o f  
R is e  o f  F o r w a r d  
B l o c k i n g  V o l t a g e
dv/ d t S — Volts/'
Micro­
second
T (_ = 1 1 0 ° C ,  V q = R a t e d  V q r j ^  V a lu e  
R q k  -  1 0 0 0  O h m s
T u m  O n  T i m e tcCG 1.2 - Micro­
seconds
IL = 25°C, Rated V q ^ ^  Value 
| T =1 Ampere, Gate Pulse -  4 Volts, 
300 Ohms, 5 Microseconds Wide.
C i r c u i t  C o m m u t a t e d  
T u r n - O f f  T i m e
4 0 100 Micro­
seconds
TL -• 1 10°C, rectangular current wavetorm. 
Rate of rise of current < 10 amps/'/usec. 
Rate of reversal of current <5 ampsi/asec.
I t  = l Amp ( 5 0 /asec pulse). Repetition 
Rate = 60 pps. = Rated.
V fl = 15 Volts Minimum. V q = Rated. 
Rate of Rise Reapplied Forward 
Blocking Voltage -  5 Volts jdsec.
Gate Bias = 0 Volts. 100 Ohms 
(during turn-off time interval).
The Lead tem perature ( T [ J  is measured in th e  center o f  th e  ta h , I  / 1 h im  h / n u n  th e  I hjJ v on Type 1 and Type J  d e > n e \. a n j  m  
the center o f  the anode lead, J/ 16 in c h  fro m  th e  body on Type 2 and Type 4 devices.
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A N A L O G
D E V IC E S
Integrated Circuit 
True rms-to-dc Converter
■$h * v *¡?f. \, •  ̂••* • •, v v' v r "■ ■' ■ .'■ w-j' i ’ • '•' ■ • 11 >* ii ■, i ■ tí
- _ * ' *- ." k> * - -~ * ,g~ *k **-*•'* - -~ * ' ~ ,jL, « . „ '_ w ? "jnrv«,V*r-*«<é»* -a .’ 5-< "*Wm4í» A««. n < M t ú .ú ,¡/ ' \ » .  - WlAfc». i
F E A T U R E S
Tru# rms-to-dc Conversion 
Laser-Trimmed to High Accuracy 
0.2% max Error (A D 5 3 6 A K )
0.5% max Error (A D 53 6 A J)
Wide Response Capability:
Computes rms of ac and dc Signals 
300kHz Bandwidth: Vrm i>  lOOmV  
2MHz Bandwidth: Vrm i> 1 V  
Signal Crest Factor of 7 for 1% Error 
dB Output with 60dB Range 
Low Power: 1mA Quiescent Current 
Single or Dual Supply Operation 
Monolithic Integrated Circuit 
-65°C to +125°C Operation (AD 536AS) 
Low Cost
PRODUCT DESCRIPTION
The A D 536A  is a complete monolithic integrated circuit which 
performs true rms-to-dc conversion. It offers performance 
which is comparable or superior to that of hybrid or modular 
units costing much more. The AD536A directly computes the 
true rms value o f any complex input waveform containing ac 
and dc components. It has a crest factor compensation scheme 
which allows measurements with 1% error at crest factors up 
to 7. The wide bandwidth of the device extends the measure­
ment capability to 300kHz with 3dB error for signal levels 
above lOOmV.
An important feature of the AD536A not previously available 
in rms converters is an auxiliary dB output. The logarithm of 
the rms output signal is brought out to a separate pin to allow 
the dB conversion, with a useful dynamic range of 60dB. Using 
an externally supplied reference current, the OdB level can be 
conveniently set by the user to correspond to any input level 
from 0.1 to 2 volts rms.
The AD5 36A is laser trimmed at the wafer level for input and 
output offset, positive and negative waveform symmetry (dc 
reversal), and full scale accuracy. As a resuit, no external 
trims are required to achieve the rated accuracy of the unit.
There is full protection for both inputs and outputs. The input 
circuitry can take overload voltages well beyond the supply 
levels. Loss of supply voltage with inputs connected will not 
cause unit failure. The output is short-circuit protected.
The AD536A is available in two accuracy grades (J, K ) for 
commercial temperature range (0 to +70°C) applications, and 
one grade (S ) rated for the full -5 5°C to +125°C military 
range. The AD536AK  offers a maximum total error of ±2mV
±0.2% of reading and the AD536AJ and AD536AS have maxi­
mum errors of ±5mV ±0.5% of reading. All three versions are
available in either a hermetically scaled 14-pin DIP or a 10-pin
TO-100 metal can.
PRODUCT HIGHLIGHTS
1. The AD536A computes the true root-mean-square level of
a complex ac (or ac plus dc) input signal and gives an equiv­
alent dc output level. The true rms value o f a waveform is a 
more useful quantity than the average rectified value since 
it relates directly to the power o f the signal. The rms value 
of a statistical signal also relates to its standard deviation.
2. The crest factor of a waveform is the ratio o f the peak 
signal swing to the rms value. The crest factor compensa­
tion scheme of the AD536A allows measurement o f highly 
complex signals with wide dynamic range.
3. The only external component required to perform meas­
urements to the fully specified accuracy is the capacitor 
which sets the averaging period. The value of this capaci­
tor determines the low frequency ac accuracy, ripple 
level and settling time.
4. The AD536A will operate equally well from split supplies or 
a single supply with total supply levels from 5 to 36 volts. 
The one milliampcre quiescent supply current makes the 
device well-suited for a wide variety of remote controllers 
and battery powered instruments.
5. The AD536A directly replaces the AD536, and provides 
improved bandwidth and temperature drift specifications.
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SPECIFICATIONS (ty p ic a l @ + 2 5 ° C and ± 1 5 V  dc unless o therw ise n o te d )
MOOEL AD536AJ AD536AK AD536AS
TRANSFER EQUATION vOUT * '/»''g. (V IN)J •
•
CONVERSION ACCURACY
Total Error. Internal Trun1 * (Fig. 1) £5mV £0.5% o f Reading, max £2mV £0.2% of Reading, max
£<0.1 mV £0.005% of Reading)/*C maxw  Temperature. TmB. to +70°C £(0. lmV £0.01% Reading)/9C max £(0.0SmV £0.003% of Reading)/®C max
♦70*C to ♦125®C - - £(0.3mV £0.005% of Reading)/ C max
vs. Supply Voltage £<0.1 mV £0.01% Reading)/V •
dc Reversal Error £0.0S% o f Reading
Total Error, External Trim1 (Fig. 2) £3mV £0.3% of Reading £2mV £0.1% o f Reading
ERROR vs CREST FACTOR1
Crest Factor 1 to 2 Specified Accuracy •
Crest Factor «  3 * -0.1% o f Reading • -
Crest Factor •  7 -1% o f Reading *
FREQUENCY RESPONSE1
Bandwidth for 1% additional error <0.1 dB)
lOmV <  Vjjg <  lOOmV 
100mV<Vw < lV  
IV < V W < 7 V  - 
£3dB Bandwidth
10m V<VlN<  lOOmV
100mV<V,N < lV

















AVERAGING TIME CONSTANT <Fig. 5) 25ms/|iF CAv •
•
INPUT CHARACTERISTICS
Signal Range, £15V Supply ±20V Peak
Signal Range. »5 V  Supply 











Offset Voltage £2mV max £lmV max
• ±0.2mV/®C maxvs. Temperature £0.1mV/®C m
vs. Supply Voltage £0.1mV/V m £0.2mV/V max
Voltage Swing, ±13V Supplies 0 to -»10V min
£5V Supply 0 to *2V min
Output Current (♦5mA, -130mA ) min
Short Circuit Current ♦20mA •
Resistance 0.5ft max •
dB OUTPUT <Fig. 13)
Error, VM 7mV to 7V rms, OdB» IV  rms £0.SdB • £0.2dB
Scale Factor -3mV/dB
«
Scale Factor TC (Uncompensated, see Fig. 13 -0.3% Reading/®C <-0.03dB/*C) •
for Temperature Compensation)
Ir ep  for M B  •  IV  rms 20mA  (5mA  min, 80mA  max)
Iref R * «* « 1mA  to 100mA
•
lou r t e r m i n a l
(o u t  Scale Factor 40MA/Volt rms •
•
(o u t  Scale Factor Tolerance £25% •
Output Resistance 10* ft • 0
Voltage Compliance -Vs to (*V S -2.5V) •
BUFFER AMPLIFIER
Input and Output Voltage Range -V j to (*Vs -2.JV)min • •
Input Offset Voltage, Rs “  25k £4mV max •
Input Current lOOnA typ, 300nA max 0
Input Rcsmancc 10* ft •
•
Output Current ( 5mA. -1 30mA )  mm •
•
Short Circuir Current ♦ 20mA •
Small Signal Bandwidth 1MHz •
Slew Rate4 * 5 V/MS m
POWER SUPPLY
Voltage, Rated Performance
Dual Supply £3.0V to £18V •
Single Supply ♦SV to ♦36V •
Quiescent Current
Total Vs 5V to 36V. Tm„  to Tm4X 2mA max ( 1 mA typ) •
TEMPERATURE RANGE
Rated Performance 0 to ♦70®C • -55 C to +125 C
Storage -55®C to ♦ 150®C • •
1 Accuracy is specified for 0 to 7V rms. dc or l kHz uocwsve input «rich 
die A O H 6 A  connected as in the figure referenced.
1 Error VS crest factor is specified as an additional error for 1V rma 
rectangular pulse input, pulse width • 200ms.
1 Input voltages arc repressed m volts rms. and error is percent o f reading.
4 With 2k external pulldown testator
'Specifications same at ADS16AJ.
Specifications subject to change without notice.
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AJD536A PRINCIPLE OF OPERATION  
The AD536A embodies an implicit solution of the rms equa­
tion that overcomes the dynamic range as well as other limi­
tations inherent in a straight-forward computation of rms.




'O U T Vms = ^IN rms
The dB output is derived from the emitter of Q j, since the 
voltage at this point is proportional to -log V ^ .  Emitter fol­
lower, Q s . buffers and level shifts this voltage, so that the 
dB output voltage is zero when the externally supplied 
emitter current O r e f ) to Qs approximates l3.
i • ; ■ V t-;1— ; ■ i V a- 1 Í ! ; : > &
Figure 9 is a simplified schematic of the AD536A; it is sub­
divided into four major sections: absolute value circuit (ac­
tive rectifier), squarer/divider, current mirror, and buffer am­
plifier. The input voltage, V w , which can be ac or dc, is con­
verted to a unipolar current I| , by the active rectifier A j , A 3.
11 drives one input of the squarer/divider, which has the 
transfer function:
U - ll'/lj
The output current, L ,  of the squarer/divider drives the cur­
rent mirror through a low pass filter formed by R j and the 
externally connected capacitor, CAy - If the R ! , CAy time 
constant is much greater than the longest period of the input 
signal, then IA is effectively averaged. The current mirror re­
turns a current 13, which equals Avg. [I4 ] , back to the squarer/ 
divider to complete the implicit rms computation. Thus:
U  *  Avg. ( I ! 2/l4 ) = Ii rms
The current mirror also produces the output current, Iq u j , 
which equals 2I4. Iq UT can ^  uscc* directly or converted to 
a voltage with R2 and buffered by A4 to provide a low im­
pedance voltage output. The translc function of the AD5 36A  
thus results:
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Figure 10. Physical Dimensions 
Dimensions shown in inches and (mm).
CURRENT -  MIRROR
THC A O S M A  IS A V A ILA B LE  m  LASER TRIM M ED C M *  FORM  
CONSUL T A N A LO G  DEVICES' C M *  C A T A L O G  FOR 
» C C IF IC A T IO N S  AMO APP LICATIO N  D E T A IL S
Figure 11. Chip Dimensions and Pad Layout. 
Dimensions shown in inches and (mm).
Figure 9. Simplified Schematic Figure 12. AD536A Pin Connections and Functional Diagram
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following data manuals were also used:- 
G.E.C. SEMI-CONDUCTOR DATA HANDBOOK
THIRD EDITION
THE GENERAL ELECTRIC COMPANY - 1977
G.E.C. OPTOELECTRONICS
. ' W. H. SAHM
THE GENERAL ELECTRIC COMPANY - 1976
G.E.C. SCR MANUAL
FIFTH EDITION
THE GENERAL ELECTRIC COMPANY - 1972
SIGNETICS ANALOG DATA MANUAL
SIGNETICS CORPORATION - 1977
DATA ACQUISITION PRODUCTS CATALOG SUPPLEMENT
ANALOG DEVICES - 1979
THE T.T.L. DATA BOOK
SECOND EDITION
TEXAS INSTRUMENTS - 1976
8P I/O PARALLEL INTERFACE INSTRUCTION MANUAL
CROMEMCO - 1978
